

# Programmable Logic

# Data Book

General Information

2

PAL Support

**Data Sheets** 

**EPLD Development Systems** 

**Mechanical Data** 

**F**9)

# The Programmable Logic Data Book



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1990, Texas Instruments Incorporated

#### INTRODUCTION

In this data book, Texas Instruments (TI) presents technical information on TI's broad line of programmable logic devices (PLDs), including the high-speed 5-ns PAL® circuits and high-density, low-power, Erasable Programmable Logic Devices (EPLDs). More than 40 PLD functions in industry standard architectures are available from Texas Instruments. For high-performance applications, TI also offers several high-speed programmable state machine devices. Where low power and reprogrammability are key considerations, TI offers its family of EPLDs. This data book includes specifications on existing and future products including:

- High-performance, low-power IMPACT<sup>TM</sup> and IMPACT-X<sup>TM</sup> 20- and 24-pin standard PAL<sup>®</sup> circuits including Tl's new 5-ns device
- Tl's high-speed 6-ns programmable address decoder, TIBPAD18N8-6
- Flexible, '22V10-architecture macrocell PAL® ICs including TI's enhanced version, the TIDPAL22V10-150BC
- Fast, programmable state machines, including enhanced versions of the 50-MHz '82S105B/167B and TI's complex TIBPLS506 with 58-MHz
- The TIBPSG507, programmable sequence generator with internal 6-bit counter and 58-MHz performance
- Speed improved versions of the industry standard EPLD architectures including the 20-ns EP630 and 15-ns EP330

Texas Instruments high-speed programmable bipolar devices utilize TI's advanced IMPACT<sup>TM</sup> and new IMPACT-X<sup>TM</sup> technologies. IMPACT-X<sup>TM</sup> uses trench isolation and polysilicon emitters to increase performance and reduce power dissipation compared to traditional processes. For EPLDs, TI utilizes its 1.0 micron high-voltage EPIC<sup>TM</sup> CMOS technology to combine the benefits of low power and higher speed.

This volume contains design and specification data for 154 device types. Package dimensions are given in the Mechanical Data section in metric measurement (and parenthetically in inches). In some cases, package dimensions are included in the actual data sheet.

Several programmable logic application reports have been incorporated into this book to aid the design of TI PLDs. User notes also explain considerations for programming and testing of PLDs in a manufacturing environment.

Complete technical data for any Texas Instrument semiconductor product is available from your nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at 49-8161-800.

PAL is a registered trademark of Monolithic Memories Inc. IMPACT, IMPACT-X, and EPIC are trademarks of Texas Instruments Incorporated.

Gene	ral Infori	matio	n	
Data	Sheets			
PAL S	Support			
EPLD	Develop	oment	: Syst	tems

**Mechanical Data** 

# Contents

	Page
Alphanumeric Index	1-3
Glossary	
Explanation of Function Tables	
Ordering Information	
Hardware/Software Manufacturers	
Third Party Design Centers	

### **ALPHANUMERIC INDEX**

	Page		Page
EP330-15C	EP330-25I 2-3	TIBPAL16R8-5C	TIBPAL16R8-7M 2-103
LI 330-130	EP330-25M 2-3	TIBPAL16R8-7C	TIBPAL16R8-10M 2-123
EP610DC-25	2-15	TIBPAL16R8-10C	TIBPAL16R8-12M 2-141
EP610DC-30	2-15	TIBPAL16R8-12C	TIBPAL16R8-15M 2-159
EP610.IC-35	2-15	TIBPAL16R8-15C	TIBPAL16R8-20M 2-173
EP6101 C-25	2-15	TIBPAL16R8-25C	TIBPAL16R8-30M 2-187
EP610LC-30	2-15	TIBPAL20L8-5C	TIBPAL20L8-7M 2-201
EP610LC-35	2-15	TIBPAL20L8-7C	TIBPAL20L8-10M 2-221
EP610PC-25	2-15	TIBPAL20L8-10C	TIBPAL20L8-12M 2-239
EP610PC-30	2-15	TIBPAL20L8-15C	TIBPAL20L8-20M 2-257
EP610PC-35	2-15	TIBPAL20L8-25C	2-271
EP630-20 C	EP630-25I 2-33	TIBPAL20L8-15CNL .	2-283
LI 030 20 0	EP630-25M 2-33	TIBPAL20L8-25CNL .	2-283
EP910DC-30	2-47	TIBPAL20R4-5C	TIBPAL20R4-7M 2-201
EP910DC-35	2-47	TIBPAL20R4-7C	TIBPAL20R4-10M 2-221
EP910DC-40	2-47	TIBPAL20R4-10C	TIBPAL20R4-12M 2-239
EP010 IC-30	2-47	TIBPAL20R4-15C	TIBPAL20R4-20M 2-257
EP910 IC-35	2-47	TIBPAL20R4-25C	2-271
		TIBPAL20R4-15CNL	2-283
	2-47	TIBPAL20R4-25CNL	2-283
EP910LC-35	2-47	TIBPAL20R6-5C	TIBPAL20R6-7M 2-201
EP910LC-40		TIBPAL20R6-7C	TIBPAL20R6-10M 2-221
EP910PC-30	2-47	TIBPAL20R6-10C	TIBPAL20R6-12M 2-239
EP910PC-35	2-47	TIBPAL20R6-15C	TIBPAL20R6-20M 2-257
EP910PC-40	2-47		2-271
EP1810JC-35	2-65		2-283
EP1810JC-45	2-65	TIBPAL20R6-25CNL	2-283
EP1810LC-35	2-65	TIBPAL20R8-5C	TIBPAL20R8-7M 2-201
EP1810LC-45		TIBPAL20R8-7C	TIBPAL20R8-10M 2-221
TIBPAD16N8-7C	2-87	TIBPAL20R8-10C	TIBPAL20R8-12M 2-239
TIBPAD18N8-6C	2-95	TIBPAL20R8-15C	TIBPAL20R8-20M 2-257
TIBPAL16L8-5C	TIBPAL16L8-7M 2-103		2-271
TIBPAL16L8-7C	TIBPAL16L8-10M 2-123		2-283
TIBPAL16L8-10C	TIBPAL16L8-12M 2-141		2-283
TIBPAL16L8-12C	TIBPAL16L8-15M 2-159		2-295
TIBPAL16L8-15C	TIBPAL16L8-20M 2-173	TIBPAL22V10-15BC	TIBPAL22V10-20BM 2-307
TIBPAL16L8-25C	TIBPAL16L8-30M 2-187	TIBPAL22V10AC	TIBPAL22V10AM 2-295
TIBPAL16R4-5C	TIBPAL16R4-7M 2-103	TIBPAL22VP10-20C	TIBPAL22VP10-25M 2-307
TIBPAL16R4-7C	TIBPAL16R4-10M 2-123		2-333
TIBPAL16R4-10C	TIBPAL16R4-12M 2-141	TIBPSG507C	TIBPSG507M 2-347
TIBPAL16R4-12C	TIBPAL16R4-15M 2-159	TIB82S105BC	TIB82S105BM 2-363
TIBPAL16R4-15C	TIBPAL16R4-20M 2-173	TIB82S167BC	TIB82S167BM 2-375
TIBPAL16R4-25C	TIBPAL16R4-30M 2-187		2-387
TIBPAL16R6-5C	TIBPAL16R6-7M 2-103	TICPAL16R4-55C	
TIBPAL16R6-7C	TIBPAL16R6-10M 2-123		
TIBPAL16R6-10C	TIBPAL16R6-12M 2-141		2-387
TIBPAL16R6-12C	TIBPAL16R6-15M 2-159		
TIBPAL16R6-15C	TIBPAL16R6-20M 2-173	TIEPAL10H16ET6C	
TIBPAL16R6-25C	TIBPAL16R6-30M 2-187	TEPAL10H16P8-3C	2-423



	Page
TIEPAL10H16P8-6C	2-429
TIEPAL10H16TE6C	2-435
TIEPAL10016ET6C	2-441
TIEPAL10016P8-3C	
TIEPAL10016TE6C	2-453



#### INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

#### PART 1 — GENERAL CONCEPTS AND CLASSIFICATIONS OF CIRCUIT COMPLEXITY

#### Chip-Enable Input

A control input that when active permits operation of the integrated circuit for input, internal transfer, manipulation, refreshing, and/or output of data and when inactive causes the integrated circuit to be in reduced-power standby mode.

NOTE: See "chip-select input."

#### Chip-Select Input

A gating input that when inactive prevents input or output of data to or from an integrated circuit. NOTE: See "chip-select input."

#### Field-Programmable Logic Array (FPLA)

A user-programmable integrated circuit whose basic logic structure consists of a programmable AND array and whose outputs feed a programmable OR array.

#### **Gate Equivalent Circuit**

A basic unit-of-measure of relative digital-circuit complexity. The number of gate equivalent circuits is that number of individual logic gates that would have to be interconnected to perform the same function.

#### Large-Scale Integration (LSI)

A concept whereby a complete major subsystem or system function is fabricated as a single microcircuit. In this context, a major sybsystem or system, whether digital or linear, is considered to be one that contains 100 or more equivalent gates or circuitry of similar complexity.

#### Medium-Scale Integration (MSI)

A concept whereby a complete subsystem or system function is fabricated as a single microcircuit. The subsystem or system is smaller than for LSI, but whether digital or linear, is considered to be one that contains 12 or more equivalent gates or circuitry of similar complexity.

#### **Memory Cell**

The smallest subdivision of a memory into which a unit of data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.

#### **Memory Integrated Circuit**

An integrated circuit consisting of memory cells and usually including associated circuits such as those for address selection, amplifiers, etc.

#### **Output-Enable Input**

A gating input that when active permits the integrated circuit to output data and when inactive causes the integrated circuit output(s) to be at a high impedance (off).



#### **Output-Enable Input**

A gating input that when active permits the integrated circuit to output data and when inactive causes the integrated circuit output(s) to be at a high impedance (off).

#### Programmable Array Logic (PAL®)

A user-programmable integrated circuit which utilizes proven fuse link technology to implement logic functions. Implements sum of products logic by using a programmable AND array whose outputs feed a fixed OR array.

#### Read/Write Memory

A memory in which each cell may be selected by applying appropriate electronic input signals and the stored data may be either (a) sensed at appropriate output terminals, or (b) changed in response to other similar electronic input signals.

#### Small-Scale Integration (SSI)

Integrated circuits of less complexity than medium-scale integration (MSI)

#### Typical (TYP)

A calculated value representative of the specified parameter at nominal operating conditions (V<sub>CC</sub> = 5 V,  $T_A = 25$  °C), based on the measured value of devices processed, to emulate the process distribution.

#### Very-Large-Scale Integration (VLSI)

A concept whereby a complete system function is fabricated as a single microcircuit. In this context, a system, whether digital or linear, is considered to be one that contains 3000 or more gates or circuitry of similar complexity.

PAL is a registered trademark of Monolithic Memories Inc.



## PART 2 -- OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

#### fmax Maximum clock frequency

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

#### ICC Supply current

The current into\* the VCC supply terminal of an integrated circuit.

### ICCH Supply current, outputs high

The current into\* the VCC supply terminal of an integrated circuit when all (or a specified number) of the outputs are at the high level.

#### ICCL Supply current, outputs low

The current into\* the V<sub>CC</sub> supply terminal of an integrated circuit when all (or a specified number) of the outputs are at the low level.

#### I<sub>I</sub>H High-level input current

The current into\* an input when a high-level voltage is applied to that input.

#### IIL Low-level input current

The current into\* an input when a low-level voltage is applied to that input.

#### IOH High-level output current

The current into\* an output with input conditions applied that, according to the product specification, will establish a high level at the output.

#### IOL Low-level output current

The current into\* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

#### IOS (IO) Short-circuit output current

The current into\* an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

# IOZH Off-state (high-impedance-state) output current (of a three-state output) with high-level voltage

The current flowing into \* an output having three-state capability with input conditions established that, according to the production specification, will establish the high-impedance state at the output and with a high-level voltage applied to the output.

NOTE: This parameter is measured with other input conditions established that would cause the output to be at a low level if it were enabled.

# IOZL Off-state (high-impedance-state) output current (of a three-state output) with low-level voltage applied

The current flowing into\* an output having three-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output and with a low-level voltage applied to the output.

NOTE: This parameter is measured with other input conditions established that would cause the output to be at a high level if it were enabled.

<sup>\*</sup>Current out of a terminal is given as a negative value.



VIH

# 1

#### High-level input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

#### VIK Input clamp voltage

An input voltage in a region of relatively low differential resistance that serves to limit the input voltage swing.

#### VIL Low-level input voltage

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

#### VOH High-level output voltage

The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a high level at the output.

#### VOL Low-level output voltage

The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a low level at the output.

#### ta Access time

The time interval between the application of a specific input pulse and the availability of valid signals at an output.

#### tdis Disable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state. ( $t_{dis} = t_{PHZ}$  or  $t_{PHZ}$ ).

#### ten Enable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low). ( $t_{en} = t_{PZH}$  or  $t_{PZL}$ ).

#### th Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

NOTES: 1 . The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.

2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

#### tpd Propagation delay time

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. ( $t_{pd} = t_{PHL}$  or  $t_{PLH}$ ).



#### tphL Propagation delay time, high-to-low level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

#### tpHZ Disable time (of a three-state output) from high level

The time interval between the specified reference points on the input and the output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.

#### tPLH Propagation delay time, low-to-high-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

#### tpLZ Disable time (of a three-state output) from low level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.

#### tpzH Enable time (of a three-state output) to high level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.

#### tpzL Enable time (of a three-state output) to low level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.

#### t<sub>SU</sub> Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
  - 2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

#### tw Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.



The following symbols are used in function tables on TI data sheets.

H = high level (steady state)

L = low level (steady state)

↑ = transition from low to high level
 ↓ = transition from high to low level

→ = value/level or resulting value/level is routed to indicated destination

= value/level is reentered

X = irrelevant (any input, including transitions)

Z = off (high impedance) state of a 3-state output

a ... h = the level of steady-state inputs A through H respectively

Q<sub>0</sub> = the level of Q before the indicated steady-state input conditions were established

 $\overline{\mathbb{Q}}_0$  = complement of  $\mathbb{Q}_0$  or level of  $\overline{\mathbb{Q}}$  before the indicated steady-state input conditions were

established

 $Q_n$  = level of Q before the most recent active transition indicated by  $\downarrow$  or  $\uparrow$ 

= one high-level pulse = one low-level pulse


TOGGLE = each output changes to the complement of its previous level on each transition indicated by ↓ or ↑.

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.



## PAL® NUMBERING SYSTEM AND ORDERING INSTRUCTIONS

Factory orders for leadership PAL® circuits described in this catalog should include a nine-part type number as explained in the example below. Exclude the prefix when ordering standard PALs.



PAL is a registered trademark of Monolithic Memories Inc.



# ADDRESSES FOR PAL® AND FPLA PROGRAMMING AND SOFTWARE MANUFACTURERS†

adams-macDonald enterprises, Inc. 800 Airport Road Monterey, CA 93940 (408) 373-3607

ADVIN SYSTEMS INC. 1050-L East Duane Ave. Sunnyvale, CA 94086 (408) 984-8600

ANVIL SOFTWARE 427-3 Amherst St. Suite 341 Nassue, NH 03063 (617) 641-3861

Bytek Corporation 508 Northwest 77th St. Boca Raton, FL 33487 (407) 994-3520

BP MICROSYSTEMS 10681 Haddington Suite # 190 Houston, TX 77043 (713) 461-9430

DATA I/0 (ABEL Design Software) 10525 Willows Road, N.E. Redmond, WA 98073-9746 (800) 247-5700

INLAB INC. (proLogic Design Software) 2150-1 West 6th Ave. Broomfield, CO 80020 (303) 460-0103 (800) 237-6759 iNt GmbH Bunsenstraße 6 8033 Martinsried West Germany (089) 857 66 67

ISDATA GmbH Haid- und Neu-Straße 7 7500 Karlsruhe 1 West Germany (07 21) 69 30 92

Kontron Messtechnik Oskar-von-Miller Straße 1 8057 Eching West Germany (08165) 77-0

LOGICAL DEVICES INC. (CUPL Design Software) 1201 N.W. 65th Place Ft. Lauderdale, FL 33309 (305) 974-0967 (800) 331-7766

MINC Incorporated (PLDesigner Software) 1575 York Road Colorado Springs, CO 80918 (719) 590-1155

Micropross Parc d'acivité des Prés 5, rue Denis Papin 59650 VILLENEUVE D'ASCQ; FRANCE (20) 47.90.40 SMS Microcomputer System Im Morgental 13 8994 Hergatz-Schwarzenberg West Germany (07522) 5018

STAG Electronic Designs Stag House Tewin Court Hertfordshire AL7 1AU United Kingdom (0707) 332148

STAG MICRO SYSTEMS 1600 Wyatt Drive Santa Clara, CA 95054 (800) 227-8836

System-General Corp. 3 Fl., No. 6, Lane 4, Tun Hwa N. Rd. P.O. Box: 53-591 Taipei, Taiwan, R.O.C. 886-2-9173005 886-2-9111283 FAX

System-General America 510 South Paric Victoria Malpitas, CA 93035 (408) 263-6667 (408) 262-9220 FAX



Texas Instruments does not endorse or warrant the suppliers referenced. Presently, Texas Instruments has certified DATA I/O, Sunrise, Structured Design and Digital Media. Other programmers are now in the certification process. For a current list of certified programmers, please contact your local TI sales representative.

Design and programming assistance is offered by Texas Instruments Design and Service Centers. The centers are equipped with the latest in software and hardware tools for design, debugging, prototyping, and production on a local basis. Supported by a professional engineering staff, the centers provide complete code development, device programming, symbolization, functional and DC parametric testing (Additional information is listed under chapter 3 – Test Considerations for PLDs).

#### Silver Star TI-Qualited Programming Centers

#### **Denmark**

Peter Petersen & Co A/S

Tindbjergvej 18 DK-8600 Silkeborg Tel.: 456836211

#### **Finland**

**ITT Multipomponent** 

Tyopajakatu 5 PL 107 SF 00501 Helsinki Tel: 358 0 739 100

Yleislektroniikka OY

Luomannotko 6 P. O. Box 73 SF 02201 ESPOO 358 0 452 1255

#### France

**CK Electronique** 

Zone D'activite de champ-fleuri Boulevard pre Pommier 38300 Bourgoin-Jallieu

Tel.: 74439471 Fax.: 74286911

#### Germany

**Electronic 2000** 

Vertriebs AG Stahlgruberring 12 8000 München 82

Tel.: 089/42001-0

#### Elkose GmbH

Bahnhofstraße 44 7141 Möglingen Tel.: 07141/487-0

Enatechnik

Alfred Neye Enatechnik GmbH Schillerstraße 14 2085 Quickborn b. Hamburg Tel.: Sa.-Nr. 04106/612-0

#### iNt GmbH

Bunsenstraße 6 8033 Martinsried Tel.: (089) 857 66 67

Neumüller GmbH

Eschenstraße 2 8028 Taufkirchen/München

Tel.: 089/61208-0

Spoerle Electronic

Max-Planck-Straße 1–3 6072 Dreieich 1 Tel.: 0 61 03/3 04-0

#### Holland

Koningen Hartman

Elektrotechnik B.V. Energieweg 1 2627 AP Delft

Tel.: (015) 609906

#### Rood Testhouse B.V.

Brugstraat 2 P.O. Box 90 8180 AB Heerde

Tel.: (0) 5782-9200

#### Texim Electronics B.V.

Albert Cuyplaan 4 7482 Ja Haaksbergen Tel.: 31-5427-33333

#### Norway

**ETS** 

Kapermoen 22 3600 Kongsberg Tel.: 03-735100

#### Jakob Hatteland Electronic A/S N-5578 Nedre Vats

Tel.: 47 3 76 51 11

#### Schweiz

**FABRIMEX AG** 

Kirchenweg 5 CH-8032 Zürich Tel.: 01/2512929

#### Sweden

**AB Gosta Backstrom** 

Alstromergatan 22 Box 12009 S-102 21 Stockholm

Tel.: 46-8-54 1080

#### **Endorsed Program and Test Center**

**SES Electronics GmbH** 

Oettinger Straße 6 D-8860 Nördlingen Tel.: (09081) 804-0



Data Sheets		2
PAL Support		5
<b>EPLD Development Syste</b>	ms	4
Mechanical Data		L
[[[]]]		-


**General Information** 

# EP330 HIGH-PERFORMANCE 8-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD) D3374, OCTOBER 1989


- Programmable Replacement for Conventional TTL, 74HC, and 20-Pin PAL® Family
- UV-Light-Erasable Cell Technology Provides:
  - Reconfigurable Logic
  - Reprogrammable Cells
  - Full Factory Testing for 100%
     Programming Yields
- High-Voltage EPIC™ Process Allows for Higher Performance as follows:

- User-Programmable Output Logic Macrocells Provide Flexibility in Output Types with:
  - Selectable for Registered or Combinational Operation
  - Output Polarity Control
  - Independently User Programmable Feedback Path
- Programmable Design-Security Bit Prevents Copying of Logic Stored in Device
- Advanced Software Support Featuring Schematic Capture, Interactive Netlist, Boolean Equations, and State-Machine Design Entry

J OR N PACKAGE (TOP VIEW)



FN PACKAGE



Pin assignments in operating mode

- · Package Options Include:
  - 20-pin Ceramic Dual-In-Line (J) UV-erasable
  - 20-pin Plastic Dual-In-Line (N) One-Time Programmable
  - 20-pin Plastic Chip Carrier (FN) One-Time Programmable

#### description

#### general

The EP330 features advanced-CMOS speed and very low power. It combines the High-Voltage Enhanced-Processed Implanted CMOS (HVEPIC\*\*) process with ultraviolet-light-erasable technology. Each output has an Output-Logic-Macrocell (OLM) configuration that allows user definition of the output type. This EPLD provides a reliable low-power substitute for numerous high-performance TTL PALs.

#### **AVAILABLE OPTIONS**

		PACKAGE TYPE				
T <sub>A</sub> RANGE	SPEED CERAMIC CLASS DUAL-IN-LINE (J)		PLASTIC DUAL-IN-LINE (N)	PLASTIC CHIP CARRIER (FN)		
-55°C to 125°C	25 ns	EP330-25MJB	N/A	N/A		
-40°C to 85°C	20 ns	EP330-20IJ	EP330-20IN	EP330-20IFN		
0°C to 70°C	15 ns	EP330-15CJ	EP330-15CN	EP330-15CFN		

EPIC is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories, Inc.



#### description (continued)

The EP330 can accommodate up to 18 inputs and up to eight outputs. The 20-pin 300-mil package contains eight macrocells each using a programmable AND/fixed-OR structure. This AND-OR structure yields eight product terms for the logic function as well as an individual term for Output Enable.

The EP330 output-logic macrocell allows the user to configure output and feedback paths for combinational or registered operation either active high or active low. With a  $t_{pd}$  of 15 ns, the EP330 may be configured as a low-power substitute for popular PAL devices such as the PAL16XXB series or the PAL16XX-15 series.

The CMOS EPROM technology makes it possible for the EP330 to operate at an active power-consumption level that is less than 75% of equivalent bipolar devices without sacrificing speed performance. This technology also facilitates 100% generic testability as well as UV-light erasability. As a result, designs and design modification can be quickly effected with a given EP330 without the need for post-programming testing.

Programming the EP330 is accomplished with the use of the TI EPLD development system, which supports four different design entry methods. When the design has been entered, the A+PLUS software (which is the heart of the development system) performs automatic translation into logical equations, performs complete Boolean minimization, and fits the design directly into an EP330. The device can then be programmed to achieve customized working silicon within minutes at the designer's desk.

The EP330M is characterized for operation over the full military temperature range of  $-55^{\circ}$ C, to  $125^{\circ}$ C. The EP330I is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C. The EP330C is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### functional description


Externally, the EP330 provides ten dedicated inputs (one of which may be used as a synchronous clock input) and eight I/O pins that may be configured for input, output, or bidirectional operation.

The logic diagram shows the complete EP330, while Figure 1 shows the basic EP330 macrocell. The internal architecture is organized with the familiar sum of products (AND-OR) structure. Inputs to the programmable AND array (shown running vertically in Figure 1) come from two sources: first, the true and complement of the ten dedicated input pins and second, the true and complement of the eight feedback signals, each one originating from an I/O architecture-control block. The 36-input AND array encompasses a total of 72 product terms distributed equally among the eight macrocells. Each product term (shown running horizontally in the logic diagram) represents a 36-input AND gate.


As shown in the logic diagram, the outputs of eight product terms are ORed together, then the output of the OR gate is sent as an input to an exclusive-OR gate. The purpose of this exclusive-OR gate is to allow the user to specify the polarity of the output signal by using the invert-select EPROM cell (active high if the EPROM cell is programmed and active low if it is not programmed).

The exclusive-OR output then feeds the I/O architecture control block. The control block configures the output for registered or combinational operation. In the registered configuration, the output is registered via a positive edge-triggered D-type flip-flop. In this condition, the feedback signal going to the array is also registered and comes directly from the output of the D-type flip-flop. In the combinational configuration, the output is nonregistered and the feedback signal comes directly from the I/O pin. In the erased state, the EP330 contains the same architectural characteristics as the PAL16L8.









- NOTES: A. This diagram shows one of the eight macrocells within the EP330.
- B. The double-arrow lines (\*) show I/O feedback from a macrocell.

#### FIGURE 1. LOGIC ARRAY MACROCELL

#### output-enable product term

The output enable (OE) product term determines whether an output signal is allowed to propagate to the output pin. If the output of the OE product term is low, then the output buffer becomes a high-impedance node, thus inhibiting the output signal from reaching the output pin. For combinational configurations, this OE product term can be used to allow for true bidirectional operation.


The EP330 contains eight separate OE product terms, one per I/O pin. If it is desired that all outputs be enabled or disabled simultaneously, use an identically programmed product term at each of the outputs. If different outputs are to be enabled under different conditions, different OE product terms for each specific output may be defined.

#### I/O architecture

Figure 2 shows the different output configurations that can be chosen for any of the eight I/O pins on the EP330. Because of the individuality of each I/O architecture control block, both registered and combinational output can be chosen on a given EP330 device.

In the combinational configuration, either active-high or active-low output polarity can be chosen. Pin feedback or no feedback is also optional. In the registered configuration, the user has control over output polarity and may choose to use the internal feedback path or no feedback. Any I/O pin can be configured as a dedicated input by choosing no output and no feedback from the array. In the erased state, the I/O architecture is configured for a combinational active-low output with pin feedback.





OUTPUT/POLARITY	FEEDBACK	OUTPUT/POLARITY	FEEDBACK
Combinational/High	Pin, None	D Register/High	D Register, None
Combinational/Low	Pin, None	D Register/Low	D Register, None
None	Pin	None	D Register

(a) Combinational Configuration


(b) Registered Configration

FIGURE 2. I/O CONFIGURATIONS

#### PAL compatibility

Figures 2(a) and 2(b) show how an EP330 can be configured as a drop-in replacement for two commonly used members of the 20-pin PAL family: the PAL16L8 and the PAL16R8. When configured in these manners, the EP330 is both a functional replacement, as well as a pin-to-pin replacement, for the PAL16L8 and PAL16R8.


Tables 1 and 2 provide additional information concerning the EP330 as a replacement for the 20-pin PAL family of devices.



- "Invert Select" EPROM cell is in the erased state providing active-low outputs.
- "Combinational Mode" is chosen providing Combinational Output with Input (Pin) Feedback (COIF).
- 8-product-term OR gate compared to 7-product-term OR gate on PAL16L8.
- Pin feedback to the array at 12 through 19 is not available in PAL16L8.

FIGURE 3. EP330 CONFIGURATION FOR REPLACING A PAL16L8





- "Invert Select" EPROM cell is in the erased state providing active-low outputs.
- "Registered Mode" is chosen providing Registered Output with Registered Feedback (RORF).
- Complement of pin 11 is used as common OE term for all eight output pins.

FIGURE 4. EP330 CONFIGURATION FOR REPLACING A PAL16R8



### TABLE 1. CONFIGURATIONS FOR 20-PIN PAL REPLACEMENT

PAL	EP330 EP330		I/O	OUTPUT/	FEEDBAC
PART NUMBER	PIN NUMBER	MACROCELL NUMBER	CONFIGURATION MODE	POLARITY	FEEDBAC
10H8	12-19	1-8	Combinational	Comb/High	None
10L8	12-19	1-8	Combinational	Comb/Low	None
	12	8	Combinational	None	Pin
12H6	13-18	2-7	Combinational	Comb/High	None
	19	1	Combinational	None	Pin
	12	8	Combinational	None	Pin
12L6	13-18	2-7	Combinational	Comb/Low	None
	19	1	Combinational	None	Pin
	12-13	7-8	Combinational	None	Pin
14H4	14-17	3-6	Combinational	Comb/High	None
	18-19	1-2	Combinational	None	Pin
	12-13	7-8	Combinational	None	Pin
14L4	14-17	3-6	Combinational	Comb/Low	None
	18-19	1-2	Combinational	None	Pin
	12-14	6-8	Combinational	None	Pin
16C1	15	5	Combinational	Comb/Low	None
1001	16	4	Combinational	Comb/High	None
	17-19	1-3	Combinational	None	Pin
	12-14	6-8	Combinational	None	Pin
16H2	15-16	4-5	Combinational	Comb/High	None
	17-19	1-3	Combinational	None	Pin
	12-14	6-8	Combinational	None	Pin
16L2	15-16	4-5	Combinational	Comb/Low	None
	17-19	1-3	Combinational	None	Pin
16H8	12	8	Combinational	Comb/High/Z	None
&	13-18	2-7	Combinational	Comb/High/Z	Comb
16HD8	19	1.	Combinational	Comb/High/Z	None
16L8	12	8	Combinational	Comb/Low/Z	None
&	13-18	2-7	Combinational	Comb/Low/Z	Comb
16LD8	19	1	Combinational	Comb/Low/Z	None
	12-13	7-8	Combinational	Comb/Low/Z	Comb
16R4	14-17	3-6	Registered	Reg/Low/Z	Reg
	18-19	1-2	Combinational	Comb/Low/Z	Comb
	12	8	Combinational	Comb/Low/Z	Comb
16R6	13-18	2-7	Registered	Reg/Low/Z	Reg
	19	1	Combinational	Comb/Low/Z	-
16R8	12-19	1-8	Registered		Comb
	12	8	Combinational	Reg/Low/Z Comb/Option/Z	Reg
16P8	13-18	2-7	Combinational	1 ' 1	None
	19	1	Combinational	Comb/Option/Z	Comb
	12-13	7-8	Combinational	Comb/Option/Z	None
16RP4	14-17	3-6		Comb/Option/Z	Comb
	18-19	1-2	Registered	Reg/Option/Z	Reg
	12	8	Combinational	Comb/Option/Z	Comb
16RP6	13-18	2-7	Combinational	.Comb/Option/Z	Comb
101110	19		Registered	Re/Option/Z	Reg
	10	1	Combinational	Comb/Option/Z	Comb



# HIGH-PERFORMANCE 8-MACROCELL **ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

#### TABLE 2. DEVICE SPECIFICATIONS†

OVALDOL	DADAMETED	HIGH-SPEED EPLD	HIGH-SPEED PAL SERIES 16XXB/-15			
SYMBOL	PARAMETER	EP330	PAL16L8B/-15	PAL16R8B/-15 180 mA N/A 12 ns 15 ns		
	Supply current active	45 mA 180 mA		180 mA		
lcc	f = 1 MHz	45 MA	TOUTHA	180 mA N/A 12 ns		
t <sub>pd</sub>	Input to nonregistered output	15 ns	15 ns	N/A		
tCO1	Clock to output delay	12 ns	12 ns	12 ns		
t <sub>su</sub>	Input setup time	12 ns	15 ns	15 ns		
fmax	Max frequency	42 MHz	37 MHz	37 MHz		

<sup>†</sup> Over commercial temperature range

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.3 V to 7 V
Instantaneous supply voltage range, V <sub>CC</sub> (t ≤ 20 ns)	–2 V to 7 V
Programming supply voltage range, VPP	0.3 V to 13.5 V
Instantaneous programming supply voltage range, V <sub>PP</sub> (t ≤ 20 ns)	–2 V to 13.5 V
Input voltage range, V <sub>I</sub>	
Instantaneous input voltage range, V <sub>I</sub> (t ≤ 20 ns)	–2 V to 7 V
V <sub>CC</sub> or GND current range	–175 mA to 175 mA
Operating free-air temperature, T <sub>A</sub>	
Storage temperature range	

NOTE 1: All voltage values are with respect to GND terminal.

#### recommended operating conditions

		EP3	EP330-25M		EP330-25M EP330-20I		330-201	EP330-15C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	O.VIII		
Vcc	Supply voltage	4.5	5.5	4.5	5.5	4.75	5.25	V		
VI	Input voltage	0	VCC	0	Vcc	0	Vcc	V		
VIH	High-level input voltage	. 2	V <sub>CC</sub> +0.3	2	V <sub>CC</sub> +0.3	2	V <sub>CC</sub> +0.3	V		
VIL	Low-level input voltage (see Note 2)	-0.3	0.8	-0.3	0.8	-0.3	0.8	V		
Vo	Output voltage	0	Vcc	0	Vcc	0	Vcc	V		
t <sub>w</sub>	Pulse duration, CLK high or low	14		12		10		ns		
t <sub>su</sub>	Setup time, input	20		16		12		ns		
th	Hold time, input	0		0		0		ns		
tr	Rise time, input	3		3		3		ns		
tf	Fall time, input	3		3		3		ns		
TA	Operating free-air temperature	-55	125	-40	85	0	70	°C		

NOTE 2: The algebraic convention, in which the more negative value is designated minimum, is used in this data sheet for logic voltage levels



#### electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS†			EP330-25M		EP330-20I		EP330-15C		
					MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	V <sub>CC</sub> = MIN,	I <sub>OH</sub> = -8	mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	V <sub>CC</sub> = MIN,	l <sub>OL</sub> = 24 r	nΑ		0.5		0.5		0.5	V
11	Input current	V <sub>I</sub> = V <sub>CC</sub> max	or GND			±10		±10		±10	μА
loz	Off-state output current	V <sub>CC</sub> = MAX,	ΛO = ΛCC	or GND		±10		±10		±10	μΑ
lcc	Supply current	f = 1 MHz,	No load,	Programmed as an 8-bit counter		70		70		45	mA
Ci	Input capacitance	V <sub>CC</sub> = 5 V,	V <sub>I</sub> = 2 V,	f = 1 MHz		. 10		10		10	pF
Co	Output capacitance					10		10		10	pF
C <sub>clk</sub>	Clock capacitance					10		10		10	pF
Срр	Programming input capacitance (pin 11)			-		20		20		20	pF

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER‡		TEST CONDITIONS†		EP330-25M		EP330-20I		EP330-15C		
				MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fmax	Maximum frequency			22		30		42		MHz
<sup>t</sup> pd	Input to nonregistered output delay	C <sub>L</sub> = 35 pF,	See Note 3		25		20		15	ns
tco	Clock input to registered output delay	1			24		18		12	ns
tPZX	Output enable time	0 11 4			20		20		15	ns
tPXZ	Output disable time	See Note 4			20		20		15	ns
t <sub>cnt</sub>	Minimum clock period (internal)				24		20		15	ns
fcnt	Maximum frequency without			42		50		00.0		
	feedback, (1/t <sub>cnt</sub> )			42		50		66.6		MHz

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### PARAMETER MEASUREMENT INFORMATION

#### functional testing

The EP330 is functionally tested through complete testing of each programmable EPROM bit and all internal logic elements, thus ensuring 100% programming yield. The erasable nature of the EP330 allows test program patterns to be used and then erased.




<sup>‡</sup> Letter symbols for switching characteristics and timing requirements in this data sheet have been chosen for compatibility with those used in other documentation previously prepared by another supplier for similar products. Any similarity to symbols used on other TI data sheets or to those shown in glossaries in TI data books is coincidental. The meanings may not be the same.

NOTES: 3. The f<sub>max</sub> values shown represent the highest frequency of operation without feedback in the pipeline condition.

<sup>4.</sup> This is for an output voltage change of 500 mV.

# HIGH-PERFORMANCE 8-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

#### PARAMETER MEASUREMENT INFORMATION



<sup>†</sup> Includes capacitance. Equivalent loads may be used for testing.

#### FIGURE 5. DYNAMIC TEST CIRCUIT

#### design security

The EP330 contains a programmable design-security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. Therefore, a very high level of design control is achieved since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset by erasing the cells in the device.


#### latchup

The EP330 input, I/O, and clock pins have been carefully designed to resist the latchup that is inherent in CMOS structures. The EP330 pins will not latch up for input voltages between -1 V and  $\text{V}_{CC} + 1 \text{ V}$  with currents up to 250 mA. During transitions, the inputs may undershoot to -2 V for periods of less than 20 ns.


Although the programming pin (pin 11) is designed to resist latchup to the 13.5-V limit, during positive-current latch-up testing, the verify mode (pin 1) and program mode (pin 11) can be inadvertently entered into, causing current flow in the pins. This should not be construed as latchup.



#### PARAMETER MEASUREMENT INFORMATION



#### (a) Combinational Mode



(b) Synchronous Clock Mode

NOTES: A. Rise time (t<sub>f</sub>) and fall time (t<sub>f</sub>) < 3 ns.

- B.  $t_{\rm W}$  is measured at 0.3 V and 2.7 V. All other timing is measured at 1.5 V.
- C. Input voltage levels at 0 V and 3 V.
- D. Timing measurements are made from 2 V for a high level and 0.8 V for a low level to the 1.5 V level on the outputs.

FIGURE 6. VOLTAGE WAVEFORMS




# HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)


D3177, OCTOBER 1988 - AUGUST 1989

- High-Density (Over 600 Gates)
   Replacement for TTL and 74HC
- Virtually Zero Standby Power . . . Typ 20 μA
- High Speed: Propagation Delay Time . . . 25 ns
- Asynchronous Clocking of All Registers or Banked Register Operation from 2 Synchronous Clocks
- Sixteen Macrocells with Configurable I/O Architecture Allowing for Up to 20 Inputs and 16 Outputs
- Each Output Macrocell User-Programmable for D, T, SR, or JK Flip-Flops with Individual Clear Control or Combinational Operation
- UV-Light-Erasable Cell Technology Allows for:
  - Reconfigurable Logic
  - Reprogrammable Cells
  - Full Factory Testing for 100%
     Programming Yields
- Programmable Design Security Bit Prevents Copying of Logic Stored in Device
- Advanced Software Support Featuring Schematic Capture, Interactive Netlist, Boolean Equations, and State Machine Design Entry
- Package Options Include Plastic [for One-Time-Programmable (OTP) Devices] and Ceramic Dual-In-Line Packages and Chip Carriers

# CLK 1 U24 VCC



### CHIP-CARRIER PACKAGE (TOP VIEW)



NC-No internal connection

#### AVAILABLE OPTIONS

				PACKAC	GE TYPE	.,,
	TΔ	SPEED	CERAMIC	CERAMIC	PLASTIC <sup>†</sup>	PLASTIC†
	RANGE	CLASS	DUAL-IN-LINE	CHIP CARRIER	DUAL-IN-LINE	CHIP CARRIER
			PACKAGE (CDIP)	(CLCC)	PACKAGE (PDIP)	(PLCC)
1		25 ns	EP610DC-25	EP610JC-25	EP610PC-25	EP610LC-25
	0°C - 70°C	30 ns	EP610DC-30	EP610JC-30	EP610PC-30	EP610LC-30
		35 ns	EP610DC-35	EP610JC-35	EP610PC-35	EP610LC-35

<sup>†</sup> This package is for one-time-programmable (OTP) devices.

### EP610 **HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

### description

### general

The Texas Instruments EP610 Erasable Programmable Logic Device is capable of implementing over 600 equivalent gates of SSI and MSI logic functions all in plastic and ceramic space-saving 24-pin, 300-mil dual-in-line (DIP) packages and 28-pin chip-carrier packages. It uses the familiar sum-of-products logic, providing a programmable AND with a fixed OR structure. The device accommodates both combinational and sequential (registered) logic functions with up to 20 inputs and 16 outputs. The EP610 has a user programmable output logic macrocell that allows each output to be configured as a combinational or registered output and feedback signals active high or active low.

A unique feature of the EP610 is the ability to program D, T, SR, or JK flip-flop operation individually for each output without sacrificing product terms. In addition, each register can be individually clocked from any of the input or feedback paths available in the AND array. These features allow a variety of logic functions to be simultaneously implemented.

The CMOS EPROM technology reduces the power consumption to less than 20% of equivalent bipolar devices without sacrificing speed performance. Erasable EPROM bits allow for enhanced factory testing. Design changes can be easily implemented by erasing the device with ultraviolet (UV) light.

Programming the EP610 is accomplished by using the TI EPLD Development System, which supports four different design entry methods. When the design has been entered, the software performs automatic translation into logical equations, Boolean minimization, and design fitting directly into an EPLD.

### functional

The EP610 is an Erasable Programmable Logic Device (EPLD) that uses a CMOS EPROM technology to implement logic designs in a programmable AND logic array. The device contains a revolutionary programmable I/O architecture that provides advanced functional capability for user programmable logic.

Externally, the EP610 provides 4 dedicated data inputs and 16 I/O pins, which may be configured for input, output, or bidirectional operation. Figure 1 shows the EP610 basic logic array macrocell. The internal architecture is organized with familiar sum-of-products (AND-OR) structure. Inputs to the programmable AND array come from true and complement signals from the 4 dedicated data inputs and the 16 I/O architecturecontrol blocks. The 40-input AND array encompasses 160 product terms, which are distributed among 16 available macrocells. Each EP610 product term represents a 40-input AND gate.

Each macrocell contains 10 product terms, 8 of which are dedicated for logic implementation. One product term is used for clear control of the macrocell internal register. The remaining product terms are used for output enable/asynchronous clock implementation.

There is an EPROM connection at the intersection point of each input signal and each product term. In the erased state, all connections are made. This means both the true and complement forms of all inputs are connected to each product term. Connections are opened during the programming process. Therefore, any product term may be connected to the true or complement form of any array input signal.



# **HIGH-PERFORMANCE 16-MACOCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

# functional block diagram CLK1 (1) [2] INPUT (2) [3] [27] (23) —— INPUT vcc Vcc CLK ₡ **(c)** I/O ARCHITECTURE CONTROL I/O ARCHITECTURE CONTROL MACROCELL1 MACROCELL S [26] (22) (3) [4] 6 MACROCELLS 6 MACROCELLS (2 THRU 7) NOT SHOWN NOT SHOWN Vcc **C** I/O ARCHITECTURE CONTROL MACROCELL 8 I/O ARCHITECTURE CONTROL MACROCELL 16 (18) (15)

Pin numbers in ( ) are for DIP packages; pin numbers in [ ] are for chip-carrier packages.

When both the true and complement forms of any signal are left intact, a logical false state results on the output of the AND gate. If both the true and complement connections are open, then a logical "don't care" applies for that input. If all inputs for the product term are programmed open, then a logical true state results on the output of the AND gate.

40

Two dedicated clock inputs provide synchronous clock signals to the EP610 internal registers. Each of the clock signals controls a bank of 8 registers. CLK1 controls registers associated with macrocells 9-16, and CLK2 controls registers associated with macrocells 1-8. The EP610 advanced I/O architecture allows the number of synchronous registers to be user defined, from one to sixteen. Both dedicated clock inputs are positive-edge triggered.




[17] (14) INPUT [16] (13) CLK2

# **HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

### I/O architecture

The EP610 input/output architecture provides each macrocell with over 50 possible I/O configurations. Each I/O can be configured for combinational or registered output, with programmable output polarity. Four different types of registers (D, T, JK, and SR) can be implemented into every I/O without any additional logic requirements. I/O feedback selection can also be programmed for registered or input (pin) feedback. Another benefit of the EP610 I/O architecture is its ability to individually clock each internal register from asynchronous clock signals.



Pin numbers are for dual-in-line packages

FIGURE 1. LOGIC ARRAY MACROCELL (MACROCELL 1 ILLUSTRATED)

### **OE/CLK** selection


Figure 2 shows the two modes of operation that are provided by the OE/CLK select multiplexer. The operation of this multiplexer is controlled by a single EPROM bit and may be individually configured for each EP610 I/O pin. In Mode 0, the 3-state output buffer is controlled by a single product term. If the output of the AND gate is true, the output buffer is enabled. If the output of the AND gate is false, the output buffer is in the highimpedance state. In this mode, the macrocell flip-flop may be clocked by its respective synchronous clock input. After erasure, the OE/CLK select multiplexer is configured in Mode 0.

In Mode 1, the output-enable buffer is always enabled. The macrocell flip-flop may now be triggered from an asynchronous clock signal generated by the OE/CLK multiplexable product term. This mode allows individual clocking of flip-flops from any available signal in the AND array. Because both true and complement signals reside in the AND array, the flip-flop may be configured for positive- or negative-edge-triggered operation. With the clock now controlled by a product term, gated clock structures are also possible.



### **EP610** HIGH-PERFORMANCE 16-MACROCELL **ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

MODE 1



The register is clocked by the synchronous clock signal, which is common to 11 other Macrocells. The output is enabled by the logic from the product term.

The output is permanently enabled and the register is clocked via the product term. This allows for gated clocks that may be generated from elsewhere in the EP610.

#### FIGURE 2. OE/CLK SELECT MULTIPLEXER

### output/feedback selection


Figure 3 shows the EP610 basic output configurations. Along with combinational output, 4 register types are available. Each macrocell I/O may be independently configured. All registers have individual asynchronous clear control from a dedicated product term. When the product term is asserted, the macrocell register will immediately be loaded with a zero independently of the clock. On power-up, the EP610 performs the clear function automatically.

When the D or T register is selected, 8 product terms are ORed together and made available to the register input. The invert select EPROM bit determines output polarity. The feedback-select multiplexer enables register, I/O (pin), or no feedback to the AND array.


If the JK or SR registers are selected, the 8 product terms are shared between 2 OR gates. The allocation of product terms for each register input is optimized by the TI EPLD Development System. The invert select EPROM bit configures output polarity. The feedback-select multiplexer enables registered or no feedback to the AND array.

Any I/O pin may be configured as a dedicated input by selecting no output and pin feedback. No output is obtained by disabling the macrocell output buffer. In the erased state, each I/O is configured for combinational active-low output with input (pin) feedback.





(a) COMBINATIONAL



(b) D-TYPE FLIP-FLOP

FIGURE 3. I/O CONFIGURATIONS



### **EP610 HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**




FIGURE 3. I/O CONFIGURATIONS (CONTINUED)






FIGURE 3. I/O CONFIGURATIONS (CONTINUED)

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC (see Note 1) $$-0.3\text{V}$ to 7\text{V}$ Instantaneous supply voltage range, VCC (t \leq 20\text{ns}) -2\text{V}$ to 7\text{V}$ Programming supply voltage range, Vpp -0.3\text{V}$ to 13.5\text{V}$ Instantaneous programming supply voltage range, Vpp (t \leq 20\text{ns}) -2\text{V}$ to 13.5\text{V}$ Instantaneous programming supply voltage range, Vpp (t \leq 20\text{ns}) -2\text{V}$ to 13.5\text{V}$ Instantaneous programming supply voltage range, Vpp (t \leq 20\text{ns}) -2\text{V}$ to 13.5\text{V}$ Instantaneous programming supply voltage range, Vpp (t \leq 20\text{ns})$
Programming supply voltage range, $V_{DD}$
Programming supply voltage range, $V_{DD}$
Instantaneous programming supply voltage range, Vpp
Instantaneous programming supply voltage range V (4 = 00 ==)
instantaneous producinimila supply voltage famile, von 11 < 20 ng)
Input voltage range Vi
Input voltage range, VI
Instantaneous input voltage range, V <sub>I</sub> (t $\leq$ 20 ns)
Voc or GND ourrent
VCC or GND current
Power dissipation at 25°C free-air temperature (see Note 2)
Operating free air temporature. To
Operating free-air temperature, T <sub>A</sub>
Storage temperature range

NOTES: 1. All voltage values are with respect to GND terminal.

2. For operation above 25°C free-air temperature, derate to 120 mW at 135°C at the rate of 8.0 mW/°C.

# **HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

### recommended operating conditions

			EPE	510C	UNIT	
	PARAMETER		MIN	MAX	UNIT	
Vcc	Supply voltage	-	4.75	5.25	٧	
VI	Input voltage		0	Vcc	. V	
VIH	High-level input voltage		2	VCC+0.3	٧	
VIL	Low-level input voltage (see Note 3)		-0.3	0.8	V	
VO	Output voltage		0	Vcc	V	
		CLK input		250	ns	
tr	Rise time	Other inputs		500		
		CLK input		250	ns	
tf	Fall time	Other inputs		500	115	
TA	Operating free-air temperature		0	70	°C	

Note 3: The algebraic convention, in which the more negative value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER					EP610C		
			TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
	High-level output	ΠL	IOH = -4 mA		2.4			v
VOH	voltages	CMOS	IOH = -2 mA		3.84			
VOL	Low-level output voltage	je	IOL = 4 mA				0.45	V
lı .	Input current		VI = VCC or GND				±10	μΑ
loz	Off-state output current	t	VO = VCC or GND				± 10	μΑ
		Standby	VI = VCC or GND,	See Note 4		0.02	0.1	
ICC	Supply current	Non-turbo	VI = VCC OF GND,	See Note 5		3	10	mA
.00		Turbo	No load	See Note 5		32	60	
Ci	Input capacitance		VI = 0, f = 1 MHz, TA = 2	25 °C			20	pF
Co	Output capacitance		VO = 0, f = 1 MHz, TA =	25 °C			20	рF
Cclk	Clock capacitance		VI = 0, f = 1 MHz, TA = 2	VI = 0, f = 1 MHz, TA = 25 °C			20	рF

All typical values are at VCC = 5 V, TA = 25 °C.

 $NOTES: \ \ 4. When in the non-turbo mode, the device automatically goes into the standby mode approximately 100 ns after the last transition.$ 



<sup>5.</sup> These parameters are measured with device programmed as a 16-bit counter and f = 1 MHz.

### EP610 HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

### combinational mode, turbo bit on

İ	PARAMETER <sup>†</sup>	TEST CONDITIONS	EP610-25	EP610-30	UNIT
		1201 CONDITIONS		MIN MAX	וואוט
tpd1	Input to nonregistered output		25	30	ns
tpd2	I/O input to nonregistered output	CL = 35 pF	27	32	ns
tPZX	Input to output enable		25	30	ns
tPXZ	Input to output disable	C <sub>L</sub> = 5 pF, See Note 6	25	30	ns
tclr	Asynchronous output clear time	CL = 35 pF	27	32	ns
tio	I/O input buffer delay		2	2	ns

### combinational mode, turbo bit off

	PARAMETER <sup>†</sup>	TEST CONDITIONS	EP610-25	EP610-30	
		TEST CONDITIONS	MIN MAX	MIN MAX	UNIT
tpd1	Input to nonregistered output		55	60	ns
tpd2	I/O input to nonregistered output	CL = 35 pF	57	62	ns
tPZX	Input to output enable		55	60	ns
tPXZ	Input to output disable	C <sub>L</sub> = 5 pF, See Note 6	55	60	ns
tcir	Asynchronous output clear time	CL = 35 pF	57	62	ns
tio	I/O input buffer delay		2	2	ns

#### synchronous clock mode

PARAMETER <sup>†</sup>		TEST CONDITIONS	EP610-25		EP610-30		UNIT	
		TEST COMPITIONS	MIN	MAX	MIN	MAX	ONIT	
fmax	Maximum frequency	See Note 7	47.6		41.7		MHz	
tco1	Clock to output delay time			15		17	ns	
tent	Minimum clock period (register feedback to register output)	See Note 5		25		30	ns	
fcnt	Maximum frequency with feedback	See Note 5	40		33.3		MHz	

### asynchronous clock mode

	PARAMETER <sup>†</sup>		TEST CONDITIONS	EP610-25		610-25 EP610-30		
			1231 CONDITIONS	MIN	MAX	MIN	MAX	UNIT
fmax	Maximum freque	ncy	See Note 7	47.6		41.7		MHz
taco1	Clock to output	Turbo bit on			27		32	
'acoi	delay time	Turbo bit off			57		62	ns
	Minimum clock period (register							
tacnt	feedback to register output)				25		30	ns
facnt	Maximum freque	ncy with feedback		40		33.3		MHz

Letter symbols for switching characteristics and timing requirements in this data sheet have been chosen for compatibility with those used in other documentation previously prepared by another supplier for similar products. Any similarity to symbols used on other TI data sheets or to those shown in glossaries in TI data books is coincidental. The meanings may not be the same.

NOTES: 5. These parameters are measured with device programmed as a 16-bit counter and f = 1 MHz.

- 6. This is for an output voltage change of 500 mV.
- 7. The f<sub>max</sub> values shown represent the highest frequency of operation without feedback.



### **EP610** HIGH-PERFORMANCE 16-MACOCELL **ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

# timing requirements over recommended ranges of supply voltage and free-air temperature

### synchronous clock mode

•				EP61	EP610-25		EP610-30	
	PARAMETER	t <sup>†</sup>	TEST CONDITIONS MIN MAX MIN N		MAX	UNIT		
		Turbo bit on		21		24		ns
tsu	Input setup time	Turbo bit off		51		54		
41	Input hold time	Turbo bit orr		0		0		ns
th	Clock high pulse du	ration		10		10		ns
t <sub>cl</sub>	Clock low pulse du			10		11		ns

### asynchronous clock mode

	PARAMETER <sup>†</sup>			EP61	EP610-25		EP610-30	
			TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
	Turbo bit on			8		8		ns
tasu	Input setup time	Turbo bit off		38		38		
	Input hold time	1		12		12		ns
tah	Clock high pulse du	ration		10		11		ns
tach				10		11		ns
tacl	Clock low pulse dur	ation	<u> </u>					


Letter symbols for switching characteristics and timing requirements in this data sheet have been chosen for compatibility with those used in other documentation previously prepared by another supplier for similar products. Any similarity to symbols used on other TI data sheets or to those shown in glossaries in TI data books is coincidental. The meanings may not be the same.



### functional testing

The EP610 is functionally tested including complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield. As a result, traditional problems associated with fuse-programmed circuits are eliminated. The erasable nature of the EP610 allows test program patterns to be used and then erased.

Figure 4 shows the test circuit and the conditions under which dynamic measurements are made. Because power supply transients can affect dynamic measurements, simultaneous transitions of multiple outputs should be avoided to ensure accurate measurement. The performance of threshold tests under dynamic conditions should not be attempted. Large-amplitude fast ground-current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground terminal and the test-system ground can create significant reductions in observable input noise immunity.



†Includes jig capacitance

FIGURE 4. DYNAMIC TEST CIRCUIT

### design security


The EP610 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within the EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset by erasing the device.

### turbo bit

Some EPLDs contain a programmable option to control the automatic power-down feature that enables the low-standby-power mode of the device. This option is controlled by a turbo bit that can be set using the EPLD Development System. When the turbo bit is on, the low-standby-power mode is disabled. This renders the circuit less sensitive to VCC noise transients created by the power-up/power-down cycle when operating in the low-power mode. The typical ICC versus frequency data for both the turbo-bit-on mode and the turbo-bit-off (low-power) mode is shown in Figure 5. All dynamic parameters are tested with the turbo bit on. Figure 6 shows the relationship between the output drive currents and the corresponding output voltages.



# HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)



If the design requires low-power operation, the turbo bit should not be set. When operating in this mode, some dynamic parameters are subject to increases.

**HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)** 






FIGURE 7. SWITCHING WAVEFORMS



## EP610 HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)


### **MECHANICAL DATA**








### **MECHANICAL DATA**





### **EP610** HIGH-PERFORMANCE 16-MACROCELL **ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

### **MECHANICAL DATA**




### EP630 HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

D3357, OCTOBER 1989

- High-Density (Over 600 Gates)
   Replacement for TTL and 74HC
- Low Operating Current: ICC max . . . 100 mA
- High Speed: Propagation Delay Time . . . 20 ns
- Asynchronous Clocking of All Registers or Banked Register Operation from 2 Synchronous Clocks
- Sixteen Macrocells with Configurable I/O Architecture Allowing for up to 20 Inputs and 16 Outputs
- Each Output Macrocell User-Programmable for D, T, SR, or JK Flip-Flops with Individual Clear Control or Combinational Operation
- UV-Light-Erasable Cell Technology Allows
  for:

Reconfigurable Logic Reprogrammable Cells Full Factory Testing for 100% Programming Yields

- Programmable Design Security Bit Prevents Copying of Logic Stored in Device
- Advanced Software Support Featuring Schematic Capture, Interactive Netlist, Boolean Equations, and State Machine Design Entry
- Package Options Include Plastic [for One-Time-Programmable (OTP) Devices] and Ceramic Dual-In-Line Packages, Ceramic Quad Flat Packages, and Plastic Chip Carriers




# FZ OR FN PACKAGE

13 CLK2

12

GND □



NC-No internal connection

#### AVAILABLE OPTIONS

		PACKAGE TYPE					
T <sub>A</sub> RANGE	SPEED CLASS	CERAMIC DUAL-IN-LINE (JT)	J-LEADED CERAMIC QUAD FLAT <sup>†</sup> (FZ)	PLASTIC <sup>†</sup> DUAL-IN-LINE (NT)	PLASTIC <sup>†</sup> CHIP CARRIER (FN)		
0°C to 70°C	20	EP630-20CJT	EP630-20CFZ	EP630-20CNT	EP630-20CFN		
-40°C to 85°C	25	EP630-25IJT	EP630-25IFZ	EP630-25INT	EP630-25IFN		
-55°C to 125°C	25	EP630-25MJTB	EP630-25MFZB	N/A	N/A		

<sup>†</sup> Contact factory for mechanical data on this package.



### description

### general

The Texas Instruments EP630 Erasable Programmable Logic Device is capable of implementing over 600 equivalent gates of SSI and MSI logic functions all in plastic and ceramic space-saving 24-pin, 300-mil dual-in-line (DIP) packages and 28-pin chip-carrier packages. It uses the familiar sum-of-products logic, providing a programmable AND with a fixed OR structure. The device accommodates both combinational and sequential (registered) logic functions with up to 20 inputs and 16 outputs. The EP630 has a user programmable output logic macrocell that allows each output to be configured as a combinational or registered output and feedback signals active high or active low.

A unique feature of the EP630 is the ability to program D, T, SR, or JK flip-flop operation individually for each output without sacrificing product terms. In addition, each register can be individually clocked from any of the input or feedback paths available in the AND array. These features allow a variety of logic functions to be simultaneously implemented.

The CMOS EPROM technology reduces the power consumption to less than 55% of equivalent bipolar devices without sacrificing speed performance. Erasable EPROM bits allow for enhanced factory testing. Design changes can be easily implemented by erasing the device with ultraviolet (UV) light.

Programming the EP630 is accomplished by using the TI EPLD Development System, which supports four different design entry methods. When the design has been entered, the software performs automatic translation into logical equations, Boolean minimization, and design fitting directly into an EPLD.

#### functional

The EP630 is an Erasable Programmable Logic Device (EPLD) that uses a CMOS EPROM technology to implement logic designs in a programmable AND logic array. The device contains a revolutionary programmable I/O architecture that provides advanced functional capability for user programmable logic.


Externally, the EP630 provides 4 dedicated data inputs and 16 I/O pins, which may be configured for input, output, or bidirectional operation. Figure 1 shows the EP630 basic logic array macrocell. The internal architecture is organized with familiar sum-of-products (AND-OR) structure. Inputs to the programmable AND array come from true and complement signals from the 4 dedicated data inputs and the 16 I/O architecture-control blocks. The 40-input AND array encompasses 160 product terms, which are distributed among 16 available macrocells. Each EP630 product term represents a 40-input AND gate.

Each macrocell contains 10 product terms, 8 of which are dedicated for logic implementation. One product term is used for clear control of the macrocell internal register. The remaining product terms are used for output enable/asynchronous clock implementation.

There is an EPROM connection at the intersection point of each input signal and each product term. In the erased state, all connections are made. This means both the true and complement forms of all inputs are connected to each product term. Connections are opened during the programming process. Therefore, any product term may be connected to the true or complement form of any array input signal.



### functional block diagram



Pin numbers in ( ) are for DIP packages; pin numbers in [ ] are for chip-carrier packages.


When both the true and complement forms of any signal are left intact, a logical false state results on the output of the AND gate. If both the true and complement connections are open, then a logical "don't care" applies for that input. If all inputs for the product term are programmed open, then a logical true state results on the output of the AND gate.

Two dedicated clock inputs provide synchronous clock signals to the EP630 internal registers. Each of the clock signals controls a bank of 8 registers. CLK1 controls registers associated with macrocells 9-16, and CLK2 controls registers associated with macrocells 1-8. The EP630 advanced I/O architecture allows the number of synchronous registers to be user defined, from one to sixteen. Both dedicated clock inputs are positive-edge-triggered.



### I/O architecture

The EP630 input/output architecture provides each macrocell with over 50 possible I/O configurations. Each I/O can be configured for combinational or registered output, with programmable output polarity. Four different types of registers (D, T, JK, and SR) can be implemented into every I/O without any additional logic requirements. I/O feedback selection can also be programmed for registered or input (pin) feedback. Another benefit of the EP630 I/O architecture is its ability to individually clock each internal register from asynchronous clock signals.



Pin numbers are for dual-in-line packages.

FIGURE 1. LOGIC ARRAY MACROCELL (MACROCELL 1 ILLUSTRATED)


### OE/CLK selection

Figure 2 shows the two modes of operation that are provided by the OE/CLK select multiplexer. The operation of this multiplexer is controlled by a single EPROM bit and may be individually configured for each EP630 I/O pin. In Mode 0, the 3-state output buffer is controlled by a single product term. If the output of the AND gate is true, the output buffer is enabled. If the output of the AND gate is false, the output buffer is in the high-impedance state. In this mode, the macrocell flip-flop may be clocked by its respective synchronous clock input. After erasure, the OE/CLK select multiplexer is configured in Mode 0.

In Mode 1, the output-enable buffer is always enabled. The macrocell flip-flop may now be triggered from an asynchronous clock signal generated by the OE/CLK multiplexable product term. This mode allows individual clocking of flip-flops from any available signal in the AND array. Because both true and complement signals reside in the AND array, the flip-flop may be configured for positive- or negative-edge-triggered operation. With the clock now controlled by a product term, gated clock structures are also possible.



### EP630 HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)



The register is clocked by the synchronous clock signal, which is common to 7 other Macrocells. The output is enabled by the logic from the product term.

The output is permanently enabled and the register is clocked via the product term. This allows for gated clocks that may be generated from elsewhere in the EP630.

#### FIGURE 2. OE/CLK SELECT MULTIPLEXER


### output/feedback selection

Figure 3 shows the EP630 basic output configurations. Along with combinational output, four register types are available. Each macrocell I/O may be independently configured. All registers have individual asynchronous clear control from a dedicated product term. When the product term is asserted, the macrocell register will immediately be loaded with a zero independently of the clock. On power-up, the EP630 performs the clear function automatically.


When the D or T register is selected, eight product terms are ORed together and made available to the register input. The invert select EPROM bit determines output polarity. The feedback-select multiplexer enables register, I/O (pin), or no feedback to the AND array.

If the JK or SR registers are selected, the eight product terms are shared between two OR gates. The allocation of product terms for each register input is optimized by the TI EPLD Development System. The invert select EPROM bit configures output polarity. The feedback-select multiplexer enables registered or no feedback to the AND array.

Any I/O pin may be configured as a dedicated input by selecting no output and pin feedback. No output is obtained by disabling the macrocell output buffer. In the erased state, each I/O is configured for combinational active-low output with input (pin) feedback.





(a) COMBINATIONAL



(b) D-TYPE FLIP-FLOP

FIGURE 3. I/O CONFIGURATIONS





INSTRUMENTS

FIGURE 3. I/O CONFIGURATIONS (CONTINUED)




FIGURE 3. I/O CONFIGURATIONS (CONTINUED)

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range Voc (see Note 1)
Supply voltage range, VCC (see Note 1)
Instantaneous supply voltage range, $V \cap C$ (t < 20 ns)
Instantaneous supply voltage range, V <sub>CC</sub> (t ≤ 20 ns)
Programming supply voltage range, von
Instantaneous programming supply voltage range V (t < 20 pg)
Instantaneous programming supply voltage range, V <sub>pp</sub> (t ≤ 20 ns)
Input voltage range, V <sub>I</sub>
1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
Instantaneous input voltage range, V <sub>I</sub> (t ≤ 20 ns)
Voc or CND ourrent
V <sub>CC</sub> or GND current
Operating free-air temperature. To
Operating free-air temperature, TA
Storage temperature range

NOTE 1: All voltage values are with respect to GND terminal.

# HIGH-PERFORMANCE 16-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

### recommended operating conditions

			EP6	30-25M	EP	30-251	EP6	UNIT	
PARAMETER			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	4.75	5.25	V
Vi	Input voltage		0	Vcc	0	VCC	0	Vcc	V
VIH	High-level input voltage		2	V <sub>CC</sub> +0.3	2	V <sub>CC</sub> +0.3	2	V <sub>CC</sub> +0.3	V
VIL		v-level input voltage (see Note 2)		0.8	-0.3	0.8	-0.3	0.8	V
VO	Output voltage			Vcc	0	Vcc	0	Vcc	V
-0_		CLK input		100		100		250	ns
t <sub>r</sub>	Rise time	Other inputs		250		250		500	. 113
		CLK input		100		100		250	ns
tf	Fall time	Other inputs		250		250		500	"
TA			-55	125	-40	85	0	70	°C

Note 2: The algebraic convention, in which the more negative value is designated minimum, is used in this data sheet for logic voltage levels only.

# electrical charateristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted)

					EP663	0-25M	EP630-201		EP630-20C		UNIT
	PARAMETER		TEST CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	ONII
	High-level output	TTL	I <sub>OH</sub> = -4 mA		2.4		2.4		2.4		V
VOH	voltage	CMOS	I <sub>OH</sub> = -2 mA	OH = −2 mA			3.84		3.84		
VOL	Low-level output voltage		I <sub>OL</sub> = 4 mA	= 4 mA		0.45		0.45		0.45	V
lı .	Input current		V <sub>I</sub> = V <sub>CC</sub> or GND			±10		± 10		±10	μΑ
loz	Off-state output current		VO = VCC or GND			±10		±10		±10	μΑ
·UZ	On state curper current	Standby	V V CND	See Note 3		150		150		150	μΑ
100	Supply current	Nonturbo		See Note 4		15		- 15		10	mA
ICC	Supply cultoric	Turbo	No load	See Note 4		150		150		100	mA
Ci	Input capacitance	10.00	V <sub>1</sub> = 0, f = 1 MHz, T	V <sub>1</sub> = 0, f = 1 MHz, T <sub>A</sub> = 25°C		20		20		20	pF
Co	Output capacitance		VO = 0, f = 1 MHz, T <sub>A</sub> = 25°C			20		20		20	pF
C <sub>clk</sub>	Clock capacitance		V <sub>I</sub> = 0, f = 1 MHz, T			20		20		20	pF

NOTES: 3. When in nonturbo, the device automatically goes into the standby mode approximately 100 ns after the last transition.

4. These parameters are measured with the device programmed as a 16-bit counter and f = 1 MHz.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

### combinational mode, turbo bit on

	PARAMETER†	TEST CONDITIONS	T CONDITIONS EP630-25M		EP630-20C	UNIT
TANAMETEN.		TEST CONDITIONS	MIN MAX	MIN MAX	MIN MAX	UNIT
t <sub>pd1</sub>	Input to nonregistered output delay		25	25	20	ns
t <sub>pd2</sub>	I/O input to nonregistered output delay	C <sub>L</sub> = 35 pF	27	27	22	ns
<sup>t</sup> PZX	Output enable time		25	25	20	ns
tpxz	Output disable time	C <sub>L</sub> = 5 pF, See Note 5	25	25	20	ns
t <sub>clr</sub>	Asynchronous output clear time	C <sub>L</sub> = 35 pF	30	30	25	ns
tio	I/O input buffer delay		2	2	-2	ns

### combinational mode, turbo bit off

	PARAMETER†	TEST CO	TEST CONDITIONS		EP630-25M		EP630-25I		EP630-20C	
TATAMETER.		TEST CONDITIONS		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tpd1	Input to nonregistered output delay				40		40		35	ns
t <sub>pd2</sub>	I/O input to nonregistered output delay	C <sub>L</sub> = 35 pF			42		42		37	ns
<sup>t</sup> PZX	Output enable time	1			40		40		35	ns
tpxz	Output disable time	$C_L = 5 pF$ ,	See Note 5		40		40		35	ns
tclr	Asynchronous output clear time	C <sub>L</sub> = 35 pF			45		45		40	ns
tio	I/O input buffer delay				2		2		2	ns

### synchronous clock mode

	PARAMETER†	TEST CONDITIONS	EP630-25M		EP630-25I		EP630-20C		UNIT
· · · · · · · · · · · · · · · · · · ·		1207 GONDINONG	MIN MAX MIN		MAX	MIN	MAX	UNII	
fmax	Maximum frequency	See Note 6	50		50		55		MHz
t <sub>co1</sub>	Clock to output delay time		1	18		18		15	ns
t <sub>cnt</sub>	Minimum clock period (register feedback to register output)	See Note 4		25		25		20	ns
fcnt	Maximum frequency with feedback	See Note 4	40		40		50		MHz

### asynchronous clock mode

PARAMETER†		TEST CONDITIONS EP630-25		0-25M	M EP630-25I		EP630-20C			
	I ANAMETER		TEST CONDITIONS	MIN MAX		MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	Maximum frequen	су	See Note 6							MHz
	Clock to output delay time	Turbo bit on		30			30		25	
taco1		Turbo bit off			45		45		40	ns
tacnt	Minimum clock period (register feedback to register output)				25		25		20	ns
facnt Maximum frequency with feedback			40		40		50		MHz	

<sup>†</sup> Letter symbols for switching characteristics and timing requirements in this data sheet have been chosen for compatibility with those used in other documentation previously prepared by another supplier for similar products. Any similarity to symbols used on other TI data sheets or to those shown in glossaries in TI data books is coincidental. The meanings may not be the same.

NOTES: 4. These parameters are measured with device programmed as a 16-bit counter and f = 1 MHz.

- 5. This is for an output voltage change of 500 mV.
- 6. The fmax values shown represent the highest frequency of operation without feedback.



# timing requirements over recommended ranges of supply voltage and free-air temperature synchronous clock mode

				EP630-25M		EP630-251		EP630-20C		UNIT
PARAMETER†			TEST CONDITIONS MIN		MAX	MIN	MAX	MIN	MAX	UNIT
		Turbo bit on		20		20		15		ns
t <sub>su</sub>	Input setup time	Turbo bit off		35		35		30		110
th	Input hold time			0		0		0		ns
t <sub>ch</sub> Clock high pulse duration				10		10		9		ns
tol	Clock low pulse du		-	10		10		9		ns

### asynchronous clock mode


				EP630-25M		EP630-25I		EP630-20C		UNIT
PARAMETER†			TEST CONDITIONS MIN		MAX	MIN	MAX	MIN	MAX	OI4III
		Turbo bit on		10		10		8		ns
tasu	Input setup time	Turbo bit off		25		25		23		
tah	Input hold time			15		15		12		ns
tach	Clock high pulse duration			10		10		9		ns
tacl	Clock low pulse duration			10		10		9		ns

<sup>†</sup> Letter symbols for switching characteristics and timing requirements in this data sheet have been chosen for compatibility with those used in other documentation previously prepared by another supplier for similar products. Any similarity to symbols used on other TI data sheets or to those shown in glossaries in TI data books is coincidental. The meanings may not be the same.

### functional testing

The EP630 is functionally tested including complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield. As a result, traditional problems associated with fuse-programmed circuits are eliminated. The erasable nature of the EP630 allows test program patterns to be used and then erased.

Figure 4 shows the test circuit and the conditions under which dynamic measurements are made. Because power supply transients can affect dynamic measurements, simultaneous transitions of multiple outputs should be avoided to ensure accurate measurement. The performance of threshold tests under dynamic conditions should not be attempted. Large-amplitude fast ground-current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground terminal and the test-system ground can create significant reductions in observable input noise immunity.



†Includes jig capacitance Equivalent loads may be used for testing

FIGURE 4. DYNAMIC TEST CIRCUIT


### design security

The EP630 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within the EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset by erasing the device.

### turbo bit

These EPLDs contain a programmable option to control the automatic power-down feature that enables the low-standby-power mode of the device. This option is controlled by a turbo bit that can be set using the EPLD Development System. When the turbo bit is on, the low-standby-power mode is disabled. This renders the circuit less sensitive to VCC noise transients created by the power-up/power-down cycle when operating in the low-power mode. The typical ICC versus frequency data for both the turbo-bit-on mode and the turbo-bit-off (low-power) mode is shown in Figure 5. All dynamic parameters are tested with the turbo bit on. Figure 6 shows the relationship between the output drive currents and the corresponding output voltages.





If the design requires low-power operation, the turbo bit should not be set. When operating in this mode, some dynamic parameters are subject to increases.




FIGURE 7. SWITCHING WAVEFORMS

(c) ASYNCHRONOUS CLOCK MODE




### EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

D3187, OCTOBER 1988 - REVISED AUGUST 1989

- High-Density (Over 900 Gates)
   Replacement for TTL and 74HC
- Virtually Zero Standby Power . . . Typ 20 μA
- High Speed: Propagation Delay Time . . . 30 ns
- Asynchronous Clocking of All Registers or Banked Register Operation from 2 Synchronous Clocks
- 24 Macrocells with Configurable I/O Architecture Allowing for Up to 36 Inputs and 24 Outputs
- Each Output Macrocell User-Programmable for D, T, SR, or JK Flip-Flops with Individual Clear Control or Combinational Operation
- UV-Light-Erasable Cell Technology Allows for:

Reconfigurable Logic Reprogrammable Cells Full Factory Testing for 100% Programming Yields

- Programmable Design Security Bit Prevents Copying of Logic Stored in Device
- Advanced Software Support Featuring Schematic Capture, Interactive Netlist, Boolean Equations, and State Machine Design Entry
- Package Options Include Plastic [For One-Time-Programmable (OTP) Devices] and Ceramic Dual-In-Line Packages and J-Leaded Chip Carriers



DUAL-IN-LINE PACKAGE

# CHIP-CARRIER PACKAGE (TOP VIEW)

24

23


21 CLK2

1 🛮 17

I**□**18

1 19 22

GND 20



NC-No internal connection

#### AVAILABLE OPTIONS

			PACKAGE TYPE							
T <sub>A</sub> RANGE	SPEED CLASS	CERAMIC DUAL-IN-LINE PACKAGE (CDIP)	CERAMIC CHIP CARRIER (CLCC)	PLASTIC <sup>†</sup> DUAL-IN-LINE PACKAGE (PDIP)	PLASTIC <sup>†</sup> CHIP CARRIER (PLCC)					
0 °C – 70 °C	30 ns 35 ns	EP910DC-30 EP910DC-35	EP910JC-30 EP910JC-35	EP910PC-30 EP910PC-35	EP910LC-30 EP910LC-35					

<sup>&</sup>lt;sup>†</sup> This package is for One-Time-Programmable (OTP) devices.



### description

### general

The Texas Instruments EP910 Erasable Programmable Logic Device is capable of implementing over 900 equivalent gates of SSI and MSI logic functions accommodating up to 36 inputs and 24 outputs all in plastic and ceramic space-saving 40-pin, 600-mil dual-in-line (DIP) packages and 44-pin chip-carrier packages.

Each of the 24 macrocells contains a programmable-AND, fixed-OR PLA structure that yields 8 product terms for logic implementation and a single product term for output-enable and asynchronous-clear control functions. The architecture of the output logic macrocell allows the EP910 user to program output and feedback paths for both combinational or registered operation, active high or active low.

For increased flexibility, the EP910 also includes programmable registers. Each of the 24 internal registers may be programmed to be a D, T, SR, or JK flip-flop. In addition, each register may be clocked asynchronously on an individual basis or synchronously on a banked register basis.

In addition to density and flexibility, the performance characteristics allow the EP910 to be used in the widest possible range of applications. The CMOS EPROM technology reduces the power consumption to less than 20% of equivalent bipolar devices without sacrificing speed performance. Another advantage is 100% generic testing. The device can be erased with ultraviolet (UV) light. Design changes are no longer costly, nor is there a need for post-programming testing.

Programming the EP910 is accomplished by using the TI EPLD Development System, which supports four different design entry methods. When the design has been entered, the software performs automatic translation into logical equations, Boolean minimization, and design fitting directly into an EP910. The device may then be programmed to achieve customized working silicon within minutes at the designer's own desktop.

### functional


The EP910 is an Erasable Programmable Logic Device (EPLD) that uses a CMOS EPROM technology to implement logic designs in a programmable AND-logic array. The device also contains a revolutionary programmable I/O architecture that provides advanced functional capability for user programmable logic.

Externally, the EP910 provides 12 dedicated data inputs and 24 I/O pins, which may be configured for input, output, or bidirectional operation. Figure 1 shows the EP910 basic macrocell. The internal architecture is organized with the familiar sum-of-products (AND-OR) structure. Inputs to the programmable AND array come from the true and complement signal from 12 dedicated data inputs and 24 feedback signals originating from each of the 24 I/O architectural control blocks. The 72-input AND array encompasses 240 product terms, which are distributed among 24 available macrocells. Each EP910 product term represents a 72-input AND gate.

At the intersection point between each AND array input and each product term, there is an EPROM control cell. In the erased state, all connections are made. This means both the true and complement of all inputs are connected to each product term. Connections are opened during the programming process. Therefore, any product term may be connected to the true or complement form of any array input signal.



### EP910 **HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**




Pin numbers in parenthesis are for DIP packages. Pin numbers in brackets are for chip-carrier packages.

When both the true and complement of an array input signal are connected, a logical false results on the output of the AND gate. When both the true and complement forms of any array input signal are programmed open, then a logical "don't care" results for that input. If all 72 inputs for a given product term are programmed open, then a logical true state results on the output of the corresponding AND gate. Two dedicated clock inputs (not available in the AND array) provide the clock signals used for asynchronous clocking of the EP910 internal registers. Each of these clock signals is positive-edge triggered and has control over a bank of 12 registers. CLK1 controls registers associated with macrocells 13 through 24. CLK2 controls registers associated with macrocells 1 through 12. The EP910 advanced I/O architecture allows the number of synchronous registers to be user defined, from 1 to 24. Both dedicated clock inputs are positive-edge triggered.

#### I/O architecture

The EP910 input/output architecture provides each macrocell with over 50 possible I/O configurations. Each I/O can be configured for combinational or registered output, with programmable output polarity. Four different types of registers (D, T, JK, and SR) can be implemented into every I/O without any additional logic requirements. I/O feedback selection can also be programmed for registered or input (pin) feedback. Another benefit of the EP910 I/O architecture is its ability to individually clock each internal register from asynchronous clock signals.



Pin numbers shown are for dual-in-line packages

FIGURE 1. LOGIC ARRAY MACROCELL (MACROCELL 1 ILLUSTRATED)


#### OE/CLK selection

Figure 2 shows the two modes of operation that are provided by the OE/CLK select multiplexer. The operation of this multiplexer is controlled by a single EPROM bit and may be individually configured for each of the EP910 I/O pins. In Mode 0, the 3-state output buffer is controlled by the OE/CLK product term. If the output of the AND gate is true, the output buffer is enabled. If the output of the AND gate is false, the output buffer is in the high-impedance state. In this mode, the macrocell flip-flop is clocked by its respective synchronous clock input signal (CLK1 or CLK2). After erasure, the OE/CLK select multiplexer is configured in Mode 0.

In Mode 1, the output-enable buffer is always enabled. The macrocell flip-flop may now be triggered from an asynchronous clock signal generated by the OE/CLK multiplexable product term. This mode allows individual clocking of flip-flops from any of the 72 available AND array input signals. Because both true and complement signals reside in the AND array, the flip-flop may be configured for positive- or negative-edge-triggered operation. With the clock now controlled by a product term, gated clock structures are also possible.



# EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEIVE (EPLD)



The register is clocked by the synchronous clock signal, which is common to 11 other Macrocells. The output is enabled by the logic from the product term.

The output is permanently enabled and the register is clocked via the product term. This allows for gated clocks that may be generated from elsewhere in the EP910.

#### FIGURE 2. OE/CLK SELECT MULTIPLEXER

## output/feedback selection

Figure 3 shows the EP910 basic output configurations. Along with combinational output, 4 register types are available. Each macrocell I/O may be independently configured. All registers have individual asynchronous-clear control from a dedicated product term. When the product term is asserted, the macrocell register will immediately be loaded with a zero independently of the clock. On power-up, the EP910 performs the clear function automatically.


In the combinational configuration, 8 product terms are ORed together to acquire the output signal. The invert-select EPROM bit controls output polarity and the output-enable buffer is product term controlled. The feedback-select multiplexer enables registered I/O (pin), feedback, or no feedback to the AND array.

When the D or T register is selected, 8 product terms are ORed together and made available to the register input. The invert select EPROM bit determines output polarity. The OE/CLK select multiplexer is used to configure the mode of operation to Mode 0 or Mode 1 (see Figure 2). The feedback-select multiplexer enables registered I/O (pin) or no feedback to the AND array.

If the JK or SR registers are selected, the 8 product terms are shared among two OR gates whose outputs feed the two primary register inputs. The allocation of product terms for each register input is optimized by the TI EPLD Development System. The invert select EPROM bit controls output polarity while the OE/CLK select multiplexer allows the mode of operation be Mode 0 or Mode 1. The feedback-select multiplexer enables registered I/O (pin) or no feedback to the AND array.

Any I/O pin may be configured as a dedicated input by selecting no output and pin feedback. No output is obtained by disabling the macrocell output buffer. In the erased state, I/O is configured for combinational active-low output with input (pin) feedback.





(a) COMBINATIONAL





FIGURE 3. I/O CONFIGURATIONS



# **EP910** HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)








FIGURE 3. I/O CONFIGURATIONS (CONTINUED)

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC (see Note 1)	
-0.3 V to 7 V	/
instantaneous supply voltage range, vCC ( $t \le 20 \text{ ns}$ )	,
Programming supply voltage range, Vpp0.3 V to 13.5 V	,
Instantaneous programming and the state of t	′
Instantaneous programming supply voltage range, V <sub>pp</sub> (t ≤ 20 ns)	/
-0.3 V to 7 V	/
Instantaneous input voltage range $V_{t}/t < 20$ no	
Instantaneous input voltage range, $V_I$ ( $t \le 20$ ns)	/
VCC or GND current	
Power dissipation at 25°C free air temperature (and Note 0)	٠
Power dissipation at 25°C free-air temperature (see Note 2)	/
Operating free-air temperature, I.A	
Storage temperature range	
50°C to 150°C	,

NOTES: 1. All voltage values are with respect to GND terminal.

2. For operation above 25°C free-air temperature, derate to 144 mW at 135°C at the rate of 9.6 mW/°C.



# **HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

# recommended operating conditions

		EP	EP910C			
	PARAMETER	MIN	MAX	UNIT		
Vcc	Supply voltage		4.75	5.25	٧	
VI	Input voltage		0	Vcc	<b>V</b>	
VIH	High-level input voltage	2	VCC+0.3	V		
VIL	Low-level input voltage (see Note 3)	-0.3	0.8	V		
VO	Output voltage		0	Vcc	V	
VO		CLK input		100	ns	
tr	Rise time	Other inputs		100	3	
		CLK input		100	ns	
tf	Fall time	Other inputs		100	115	
TA	Operating free-air temperature	0	70	°C		

Note 3: The algebraic convention, in which the more negative value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						EP910C			
	PARAMETER		TEST CONDI	TEST CONDITIONS			MAX	UNIT	
	High-level output	TTL	IOH = -4 mA		2.4			V	
VOH	voltages	CMOS	IOH = −2 mÅ		3.84				
VOL	Low-level output voltage	Э	IOĽ = 4 mA				0.45	V	
li .	Input current		VI = VCC or GND				± 10	μΑ	
loz	Off-state output current		VO = VCC or GND				± 10	μΑ	
.02		Standby	VI = VCC or GND,	See Note 4		0.02	0.1		
ICC	Supply current	Non-turbo		See Note 5		6	20	mA	
icc	Supply surrent	Turbo	No load	See Note 5		45	80		
Ci	Input capacitance		VI = 0, f = 1 MHz, TA = 25			20	pF		
Co	Output capacitance		VO = 0, f = 1 MHz, TA = 2			20	pF		
C <sub>Clk</sub> *	Clock capacitance		VI = 0, f = 1 MHz, TA = 25			20	pF		

All typical values are at VCC = 5 V, TA = 25  $^{\circ}$ C.

 $NOTES: \ 4. When in the non-turbo \, mode, the \, device \, automatically \, goes \, into \, the \, standby \, mode \, approximately \, 100 \, ns \, after the \, last transition.$ 



During programming, the clock capacitance of CLK2 is 60 pF maximum.

<sup>5.</sup> These parameters are measured with device programmed as a 16-bit counter and f = 1 MHz.

# **HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

## combinational mode, turbo bit on

	PARAMETER <sup>†</sup>	PARAMETER <sup>†</sup> TEST CONDITIONS			
		120. constituent	MIN MAX	MIN MAX	UNIT
tpd1	Input to nonregistered output		30	35	ns
tpd2	I/O input to nonregistered output	CL = 35 pF	33	38	ns
tPZX	Input to output enable	7	30	35	ns
tPXZ	Input to output disable	CL = 5 pF, See Note 6	30	35	ns
tclr	Asynchronous output clear time	CL = 35 pF	33	38	ns
tio	I/O input buffer delay		3	38	ns

#### combinational mode, turbo bit off

	PARAMETER <sup>†</sup>	EP910-30	EP910-35		
		TEST CONDITIONS	MIN MAX	MIN MAX	UNIT
tpd1	Input to nonregistered output		60	65	ns
tpd2	I/O input to nonregistered output	CL = 35 pF	63	68	ns
tPZX	Input to output enable		60	65	
tPXZ	Input to output disable	CL = 5 pF, See Note 6	60	65	ns
tclr	Asynchronous output clear time	CL = 35 pF	63	68	ns
tio	I/O input buffer delay		3	1 3	ns

ز

#### synchronous clock mode

PARAMETER <sup>†</sup>		PARAMETER† TEST CONDITIONS				EP910-35		
		125. GONDANONS	MIN I	MAX	MIN	MAX	UNIT	
fmax	Maximum frequency	See Note 7	41.7		37		MHz	
tco1	Clock to output delay time			18		21	ns	
tent	Minimum clock period (register feedback to register output)	See Note 5		30		35	ns	
fcnt	Maximum frequency with feedback	See Note 5	33.3		28.6		MHz	

#### asynchronous clock mode

PARAMETER <sup>†</sup>		PARAMETER <sup>†</sup> TEST CONDITIONS				EP91		
			TEO! GONDINONS	MIN	MAX	MIN	MAX	UNIT
fmax	Maximum freque	ncy	See Note 7	33.3		31.3		MHz
taco1	Clock to output	Turbo bit on			33		38	
-4001	delay time Turbo bit of	Turbo bit off			63		68	ns
	Minimum clock p	eriod (register						
tacnt	feedback to register output)		· ·		30		35	ns
fcnt	Maximum freque	ncy with feedback		33.3		28.6		MHz

Letter symbols for switching characteristics and timing requirements in this data sheet have been chosen for compatibility with those used in other documentation previously prepared by another supplier for similar products. Any similarity to symbols used on other TI data sheets or to those shown in glossaries in TI data books is coincidental. The meanings may not be the same.

- NOTES: 5. These parameters are measured with device programmed as a 16-bit counter and f = 1 MHz.
  - 6. This is for an output voltage change of 500 mV.
  - 7. The f<sub>max</sub> values shown represent the highest frequency of operation without feedback.



## **EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

# timing requirements over recommended ranges of supplies voltage and free-air temperature synchronous clock mode

		+	THE CONDITIONS	EP91	0-30	EP91	UNIT	
	PARAMETER	r'	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
		Turbo bit on		24		27		ns
tsu	Input setup time	Turbo bit off		54		57		115
th	Input hold time			0		0		ns
tch				12		13		ns
tcl	Clock low pulse duration			12		13		ns

#### asynchronous clock mode

PARAMETER <sup>†</sup>			TEST CONDITIONS	EP91	0-30	EP91	UNIT	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	ONIT	
		Turbo bit on		10		10		ns
tasu	Input setup time	Turbo bit off		40		40		113
tah	Input hold time			15		15		ns
tach	Clock high pulse du	ration		15		16		ns
tacl	Clock low pulse dur	ation		15		16		ns


<sup>†</sup> Letter symbols for switching characteristics and timing requirements in this data sheet have been chosen for compatibility with those used in other documentation previously prepared by another supplier for similar products. Any similarity to symbols used on other TI data sheets or to those shown in glossaries in TI data books is coincidental. The meanings may not be the same.



#### functional testing

The EP910 is functionally tested including complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield. As a result, traditional problems associated with fuse-programmed circuits are eliminated. The erasable nature of the EP910 allows test program patterns to be used and then erased.

Figure 4 shows the dynamic test circuit and the conditions under which dynamic measurements are made. Because power supply transients can affect dynamic measurements, simultaneous transitions of multiple outputs should be avoided to ensure accurate measurement. The performance of threshold tests under dynamic conditions should not be attempted. Large-amplitude fast-ground-current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground terminal and the test-system ground can create significant reductions in observable input noise immunity.



†Includes jig capacitance

FIGURE 4. DYNAMIC TEST CIRCUIT

#### design security


The EP910 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within the EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset by erasing the device.

#### turbo bit

Some EPLDs contain a programmable option to control the automatic power-down feature that enables the low-standby-power mode of the device. This option is controlled by a turbo bit that can be set using the TI EPLD Development System. When the turbo bit is on, the low-standby-power mode is disabled. This renders the circuit less sensitive to VCC noise transients created by the power-up/power-down cycle when operating in the low-power mode. The typical ICC versus frequency data for both the turbo-bit-on mode and the turbo-bit-off (low power) mode is shown in Figure 5. All dynamic parameters are tested with the turbo bit on. Figure 6 shows the relationship between the output drive currents and the corresponding output voltages.



# **EP910** HIGH-PERFORMANCE 24-MACROCELL **ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**



If the design requires low-power operation, the turbo bit should be (disabled) off. When operating in this mode, some dynamic parameters are subject to increases.





FIGURE 7. SWITCHING WAVEFORMS


(c) ASYNCHRONOUS CLOCK MODE



# **EP910** HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)


## MECHANICAL DATA








## **MECHANICAL DATA**



# EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

#### MECHANICAL DATA




# HIGH-PERFORMANCE 48-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

D3232, FEBRUARY 1989 - REVISED AUGUST 1989

- Erasable, User-Configurable LSI Circuit Capable of Implementing 2100 Equivalent Gates of Conventional and Custom Logic
- Speed Equivalent to 74LS TTL with 33-MHz Clock Rates
- Virtually Zero Standby Power . . . 35 μA Typ
- Active Power of 250 mW at 5 MHz
- Programmable Clock Option Allows Independent Clocking of All Registers
- Forty-eight Macrocells with Configurable I/O Architecture Allowing Up to 64 Inputs or 48 Outputs
- Accepts TTL SSI and MSI Based Macrofunction Design Inputs
- TTL/CMOS I/O Compatibility
- 100% Generically Testable Provides 100% Programming Yield
- CAD Support from the TI EPLD
   Development System Featuring Schematic
   Capture Design Entry with Extensive
   Primitive and Macrofunction Libraries
- Packaged in a 68-Pin J-Leaded, Ceramic (with Window) and Plastic (One-Time Programmable) Chip Carrier





#### **AVAILABLE OPTIONS**

		PACKAGE TYPE						
T <sub>A</sub> RANGE	SPEED	CERAMIC CHIP CARRIER	PLASTIC CHIP CARRIER					
		(CLCC)	(PLCC)					
	35 ns	EP1810JC-35	EP1810LC-35					
0°C to 70°C	45 ns	EP1810JC-45	EP1810LC-45					

#### description

The EP1810 series of CMOS EPLDs from Texas Instruments offer LSI density, TTL equivalent speed performance and low power consumption. Each device is capable of implementing over 2100 equivalent gates of SSI, MSI and custom logic circuits. The EP1810 series is packaged as a 68-Pin J-Leaded Chip Carrier, and is available in ceramic (erasable) and plastic (one-time programmable) versions.

The EP1810 series is designed as an LSI replacement for traditional low-power Schottky TTL logic circuits. Its speed and density also make it suitable for high-performance complex functions such as dedicated peripheral controllers and intelligent support chips. Integrated-circuit count and power requirements can be reduced by several orders of magnitude allowing similar reduction in total size and cost of the system, with significantly enhanced reliability.



The EP1810 architecture has been configured to facilitate design with conventional TTL SSI and MSI building blocks as well as simple, optimized gate and flip-flop elements. Schematic descriptions of these functions are stored in a library. The desired TTL logic functions are selected and interconnected "on-screen" with a low-cost personal-computer based workstation. The design processor within the TI EPLD Development System then automatically places the functions in appropriate locations within the EPLD's internal structure. Included in the Development System is EPLD programming hardware and software. The TI EPLD Development System is available for the personal computer.

The EP1810 uses a 1.2  $\mu$ m CMOS EPROM technoloy employing EPROM transistors to configure logic connections. User defined logic functions are constructed by selectively programming EPROM cells within the device. The EPROM technology also allows 100% generic testing (all devices are 100% tested at the factory). The devices can be erased with ultraviolet light. Design changes are no longer costly or time consuming.

## functional description

The EP1810 series of Erasable Programmable Logic Devices (EPLDs) use CMOS EPROM cells to configure logic functions within the device. The EP1810 architecture is 100% user configurable, allowing the device to accommodate a variety of independent logic functions. Externally, the EP1810 provides 16 dedicated data inputs, four of which may be used as system clock inputs. There are 48 I/O pins, which may be individually configured for input, output, or bidirectional data flow.


#### macrocells

Internally, the EP1810 architecture consists of a series of macrocells. All logic is implemented within these cells. Each macrocell, shown in Figure 1, contains three basic elements: a logic array, a selectable register element, and 3-state I/O buffer (see Figure 1). All combinational logic such as exclusive-OR, NAND, NOR, AND, OR and invert gates are implemented within the logic array. For register applications, each macrocell provides one of 4 possible flip-flop options: D,T,JK,SR. Each EP1810 macrocell is equivalent to over 40 2-input NAND gates.

The EP1810 is partitioned into four identical quadrants. Each quadrant contains 12 macrocells. Input signals into the macrocells come from the EP1810 internal bus structures. Macrocell outputs may drive the EP1810 external pins as well as the internal buses. Figure 2 illustrates a simple logic function that can be implemented within a single macrocell. Note that all combinational logic is implemented within the logic array, a JK flip-flop is selected, and the 3-state buffer is permanently enabled.



#### functional block diagram





Each EP1810 macrocell consists of 3 basic components (see Figure 1):

- 1. A logic array for gated logic.
- A flip-flop for data storage (selectable options include D, T, JK, and SR). The flip-flop may be bypassed for purely combinational functions.
- 3. A 3-state I/O buffer to define input, output, or bidirectional data flow.




FIGURE 1. MACROCELL COMPONENTS

Typical logic functional implemented into a single macrocell. Each EP1810 macrocell can accommodate the equivalent of 40 gates.




FIGURE 2. SAMPLE CIRCUIT



# EP1810 HIGH-PERFORMANCE 48-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

The EP1810 macrocell architecture is shown in Figures 3 and 4. There are 32 macrocells called local macrocells. These macrocells offer a multiplexed feedback path (pin or internal) which drives the local bus of the respective quadrant.

There are another 16 macrocells known as the global macrocells (see Figure 4). These global macrocells have features that allow each macrocell to implement buried logic functions and, at the same time, serve as dedicated input pins. Thus, the EP1810 may have an additional 16 input pins giving a total of 32 inputs. The global macrocells have the same timing characteristics as the local macrocells.




FIGURE 3. LOCAL MACROCELL LOGIC ARRAY




FIGURE 4. GLOBAL MACROCELL LOGIC ARRAY

#### clock options

Each of the EP1810 internal flip-flops may be clocked independently or in user defined groups. Any input or internal logic function may be used as a clock. These clock signals are activated by driving the flip-flop clock input with a clock buffer (CLKB) primitive. In this mode, the flip-flops can be configured for positive or negative edge triggered operation.

Four dedicated system clocks (CLK1-CLK4) also provide clock signals to the flip-flops. System clocks are connected directly from the EP1810 external pins. With this direct connection, system clocks give enhanced clock to output delay times than internally operated clock signals. There is one system clock per EP1810 quadrant. When using system clocks, the flip-flops are positive edge triggered (data transitions occur on the rising edge of the clock).

#### macrofunctions

The macrofunctions shown in Figure 5 allow the circuit designer to use popular TTL SSI and MSI building blocks. Many macrofunctions are standard TTL circuits such as counters, comparators, multiplexers, decoders, shift registers, etc. and are identified by their familiar TTL part numbers. Macrofunctions are constructed by combining one or more macrocells. These high-level function blocks may be combined with low-level gate and flip-flop elements to produce a complete logic design.

An automatic function built into the TI EPLD Development System ensures that the use of macrofunctions causes no loss of design efficiency. The development system analyzes the complete logic schematic and automatically removes unused gates and flip-flops from any macrofunction employed. This MacroMunching process allows the logic designer to employ macrofunctions without the problems of optimizing their use.


MacroMunching is a trademark of ALTERA Corporation.



# HIGH-PERFORMANCE 48-MACROCELL **ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

All inputs to macrofunctions are designed with intelligent-default input signal levels (VCC or GND). Normally active high and low signals or unused inputs can simply be left unconnected, further improving productivity and reducing the burden placed on the designer.

Macrofunctions are TTL compatible SSI and MSI circuits giving the circuit designer a high-level approach to EPLD design. Macrofunctions include input default values to unconnected inputs and MacroMunching™ to unused outputs. The macrofunction library consists of over 100 components.



				74162	FU	NC	TIC	N 1	ABLE					
		H	NPUTS	;						C	UTPU	TS		
СК	LDN	CLRN	ENP	ENT	D	С	В	Α	QD	QC	QB	QA	RCO	
Г	X	L	X	Х		Γ			L	L	L	L	L	
	L	н	Х	Х	d	С	ь	а	d	С	b	а	L	
	н	н	X	L					ľ	HOLD	COUN	Γ	L	
	Н	н	L	x						HOLD	COUN	Γ	L	
	Н	н	Н	Н			Ì			COU	NT UP		L	
	н	н	н	Н					Н	L	L	Н	Н	

- H = high level (steady state)
- L = low level (steady state) X = don't care (any input including transitions)
- \_ = transition from low to high level
- a,b,c,d = level of steady state input at inputs A,B,C,D

FIGURE 5. MACROFUNCTION SYMBOL

## design libraries

Texas Instruments provides both primitive and macrofunction libraries within the EPLD Development System. These libraries are used with the LogiCaps™ schematic capture design entry to specify the logic. Elements from both libraries may be used in the same design, allowing full utilization of the EP1810 resources.

#### primitive library

The primitive library consists of 80 low-level logic gates, flip-flop, and I/O symbols. See section on primitive library in the A+PLUS™ reference guide. Basic gates provided are AND, OR, NAND, NOR, Exclusive OR and NOR, and NOT functions. De-Morgan's inversion (bubble input) of each gate is included. These logic gates have a maximum of 12 inputs. Larger gates may be constructed by chaining primitives together. Flip-flops in the form of D,T,JK and SR types are supplied. Each flip-flop has asynchronous clear capability. To connect signals to external pins, input and 3-state I/O buffers are available. For the designer's convenience, compound primitives that combine register and I/O buffers, are also supplied.

#### macrofunction library

The development system macrofunction library encompasses over 100 high-level building blocks that can greatly increase design productivity. See the ADLIB™ and TTL macrofunctions manual that comes with the development system. The library contains the most commonly used TTL SSI and MSI functions. In addition, a number of more specialized macrofunctions have been added. These blocks perform logic functions in an optimum manner for EPLD implementation. They include counters implemented with toggle flip-flops, inhibit gates, combinational shift-registers/counters and a variety of useful logic structures not found in standard TTL devices.

LogiCaps is a trademark of ALTERA Corporation. A+PLUS is a trademark of ALTERA Corporation. ADLIB is a trademark of ALTERA Corporation.



## starting a design

To get started on an EP1810 design the following sequence of preliminary steps is suggested. The equations given will help estimate how to build your system with EP1810s.

#### partitioning

Partition the complete system into functional blocks. Major functional blocks may be expressed in standard MSI TTL form for integration within the EP1810. Should the design require a multiple EPLD solution, the I/O connections which interface between the EPLDs should be minimized. The complete schematic should be structured as a set of subsystems such as counters, shift registers, comparators, etc., to allow easy design entry.

#### timing specifications

Knowledge of the base-clock frequency and critical-timing paths are necessary to make the correct choice of EPLDs. The EP1810 series can support circuits operating up to 33 MHz. Critical-timing paths are determined based upon input buffer, logic array, and output buffer delays. See switching characteristics. Smaller EPLDs, such as the EP910 or EP610, can be used for circuits that demand higher speed requirements on critical paths.

#### estimating a fit

To estimate the amount of logic that will fit into an EP1810, the number of input and output pins and the number of macrocells must be specified.

To estimate the number of macrocells, determine the number of buried flip-flops (flip-flops that do not drive output pins) and the number of macrocells used by macrofunctions. Since basic gates are implemented within the logic array, they usually do not require an entire macrocell. Therefore, they may be safely ignored in the estimation.

Each member of the macrofunction library has a maximum number of macrocells used to build the function. This number is shown in the lower right hand corner of the symbol. Refer to the ADLIB™ and TTL macrofunction manual to determine how many macrocells each macrofunction requires. Note that some macrofunctions have no macrocell specification. These functions use only a portion of the logic array, thus other logic could be added before the entire macrocell is used.

#### estimation formula

The estimation formula is as follows:

- 1. Determine the number of output pins = OP
- 2. Determine the number of input pins = IP (if less than 16 enter zero)
- 3. Determine the number of macrocells = BFF + MR where: BFF = buried flip-flops and MR = macrofunction requirements.

If OP + IP + BFF + MR < 48, the design will most likely fit into an EP1810. Complete the design using the TI EPLD Development System.



## EP1810 HIGH-PERFORMANCE 48-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC (see Note 1)	0.3 V to 7 V
Instantaneous supply voltage range, VCC (t ≤ 20 ns)	–2 V to 7 V
Programming supply voltage range, VPP	– 0.3 V to 13.5 V
Instantaneous programming supply voltage range, VPP ( $t \le 20 \text{ ns}$ )	–2 V to 13.5 V
Input voltage range, VI	–0.3 V to 7 V
Instantaneous input voltage range, VI ( $t \le 20 \text{ ns}$ )	–2 V to 7 V
VCC or GND current	400 mA to 400 mA
Power dissipation at 25 °C free-air temperature (see Note 2)	2000 mW
Operating free-air temperature, TA	65 °C to 135 °C
Storage temperature range	65 °C to 150 °C

NOTES: 1. All voltage values are with respect to GND terminal.

2. For operation above 25 °C free-air temperature, derate to 240 mW at 135 °C at the rate of 16 mW/°C.

## recommended operating conditions

		EP1	EP1810C			
	PARAMETER			MAX	UNIT	
Vcc	Supply voltage		4.75	5.25	V	
Vi	Input voltage		0	Vcc	V	
VIH	High-level input voltage		2	VCC+0.3	V	
VIL	Low-level input voltage (see Note 3)		-0.3	0.8	V	
VO	Output voltage		0	Vcc	V	
		CLK input		100	ns	
tr	Rise time	Other inputs		100	113	
		CLK input		100	ns	
tf	Fall time	Other inputs		100	113	
TA	Operating free-air temperature	•	0	70	°C	

Note 3: The algebraic convention, in which the more negative value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				EP1810C			UNIT	
	PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	ONIT
	High-level output	TTL	IOH = -4 mA		2.4			· v
VOH		CMOS	IOH = -2 mA		3.84			
VOL		9	IOL = 4 mA				0.45	V
II.	Low love couper canal		VI = VCC or GND				±10	μΑ
loz			VO = VCC or GND				±10	μΑ
.02		Standby	VI = VCC or GND,	See Note 4		0.035	0.15	
ICC	Supply current	Non-turbo		See Note 5	İ	10	30	mA
icc	очры, чанын	Turbo	No load	See Note 5		100	180	
Ci	Innut capacitance		V <sub>I</sub> = 0, f = 1 MHz, T <sub>A</sub> = 25°	С			20	pF
Co	Low-level output voltage		VO = 0, f = 1 MHz, TA = 25	°C			20	pF
Cclk	Clock capacitance		V <sub>I</sub> = 0, f = 1 MHz, T <sub>A</sub> = 25°	С			25	pF

<sup>†</sup> All typical values are at VCC = 5 V, TA = 25 °C.

 $NOTES: \ \ 4. \ When in the non-turbo \ mode, the \ device \ automatically \ goes into the \ standby \ mode \ approximately 100 \ ns \ after the \ last \ transition.$ 



<sup>5.</sup> These parameters are measured with device programmed as four 12-bit counters and f = 1 MHz.

# EP1810 HIGH-PERFORMANCE 48-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

#### turbo-bit on

PARAMETER†		TEST CONDITIONS	EP1810-35		EP1810-45		
		1201 CONDITIONS	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> pd1 (tot) Input to nonregistered output delay		0		35		45	ns
tpd2(tot)	I/O input to nonregistered output delay	C <sub>L</sub> = 35 pF		40		50	ns
tin	Input pad and buffer delay			7		7	ns
tio	I/O input pad and buffer delay			5		5	ns
<sup>t</sup> lad	Logic array delay			19		27	ns
t <sub>od</sub>	Output buffer and pad delay	-				11	ns
<sup>t</sup> PZX	Output buffer enable time	C <sub>L</sub> = 35 pF		9		11	ns
<sup>†</sup> PXZ	Output buffer disable time	C <sub>L</sub> = 5 pF,				- : :	113
1 1/2		See Note 6		9	7 5 9	11	ns

#### turbo-bit off

PARAMETER†		TEST CONDITIONS	EP1810-35		EP1810-45		
		7231 CONDITIONS	MIN	MAX	MIN	MAX	UNIT
tpd1 (tot)	Input to nonregistered output delay	_		65		75	ns
tpd2(tot)	I/O input to nonregistered output delay	C <sub>L</sub> = 35 pF		70		80	
tin	Input pad and buffer delay		+	70			ns
tio	I/O input pad and buffer delay		-				ns
t <sub>lad</sub>	Logic array delay		-	5		5	ns
tod	Output buffer and pad delay		1	49		57	ns
		C <sub>L</sub> = 35 pF		9		11	ns
tPZX	Output buffer enable time			9		11	ns
<sup>t</sup> PXZ	Output buffer disable time	C <sub>L</sub> = 5 pF, See Note 6		9		11	ns

<sup>†</sup> Letter symbols for switching characteristics and timing requirements in this data sheet have been chosen for compatibility with those used in other documentation previously prepared by another supplier for similar products. Any similarity to symbols used on other TI data sheets or to those shown in glossaries in TI data books is coincidental. The meanings may not be the same. NOTE 6: This capacitance is for an output voltage change of 500 mV.



# HIGH-PERFORMANCE 48-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

# synchronous/asynchronous clock mode, turbo-bit on

	Register set-up time Register hold time		EP1810-35		EP1810-45		UNIT
	PARAMETERT	TEST CONDITIONS	MIN	MAX	MIN	MAX	ONII
f <sub>max</sub>	Maximum frequency	See Note 7	40		33.3		MHz
t <sub>su</sub>	Register set-up time		10		11		ns
th	Register hold time		15		18		ns
tch	Clock high pulse duration		12		15		ns
t <sub>Cl</sub>	Clock low pulse duration		12		15		ns
tic	Clock delay			19		27	ns
tics	System clock delay			4		8	ns
tfd	Feedback delay			6		7	ns
tclr	Register clear time nonregistered output			24		32	ns
t <sub>cnt</sub>	Minimum clock period (register output feedback to register input-internal data)			35		45	ns
fcnt	Maximum frequency with feedback	See Note 5	28.6		22.2		MHz

# synchronous/asynchronous clock mode, turbo-bit off

			EP1810-35		EP1810-45		UNIT
	PARAMETER†	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNII
max	Maximum frequency	See Note 7	40		33.3		MHz
Su	Register set-up time		10		11		ns
h h	Register hold time		15		18		ns
ch	Clock high pulse duration		12		15		ns
cl	Clock low pulse duration		12		15		ns
ic	Clock delay			49		57	ns
ics	System clock delay			4		8	ns
fd	Feedback delay			-24		-23	ns
clr	Register clear time nonregistered output			54		62	ns
t <sub>cnt</sub>	Minimum clock period (register output feedback to register input-internal data)			35		45	ns
fcnt	Maximum frequency with feedback	See Note 5	28.6		22.2		MH

<sup>†</sup> Letter symbols for switching characteristics and timing requirements in this data sheet have been chosen for compatibility with those used in other documentation previously prepared by another supplier for similar products. Any similarity to symbols used on other TI data sheets or to those shown in glossaries in TI data books is coincidental. The meanings may not be the same.


- NOTES: 5. f<sub>max</sub> is measured with device programmed as four 12-bit counters.
  - 7. The f<sub>max</sub> values shown represent the highest frequency of operation without feedback.
  - 8. The negative number shown for this specification is to compensate for the 30 ns that is being added to the trad parameter in the turbo-bit off mode. In the non-turbo mode, tfd is not affected by the additional propagation delay because the logic array is already taken out of the non-turbo mode by the first transition into the array. See section on EPLD delay elements.



#### functional testing

The EP1810 is functionallly tested including complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield. As a result, traditional problems associated with fuse-programmed circuits are eliminated. The erasable nature of the EP1810 allows test program patterns to be used and then erased.

Figure 6 shows the dynamic test circuit and the conditions under which dynamic measurements are made. Because power supply transients can affect dynamic measurements, simultaneous transitions of multiple outputs should be avoided to ensure accurate measurement. The performance of threshold tests under dynamic conditions should not be attempted. Large-amplitude fast-ground-current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground terminal and the test-system ground can create significant reductions in observable input noise immunity.



†Includes jig capacitance

FIGURE 6. DYNAMIC TEST CIRCUIT

#### design security


The EP1810 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within the EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset by erasing the device.

#### turbo bit

Some EPLDs contain a programmable option to control the automatic power-down feature that enables the low-standby-power mode of the device. This option is controlled by a turbo bit that can be set using the TI EPLD Development System. When the turbo bit is on, the low-standby-power mode is disabled. This renders the circuit less sensitive to VCC noise transients created by the power-up/power-down cycle when operating in the low-power mode. The typical ICC versus frequency data for both the turbo-bit-on mode and the turbo-bit-off (low power) mode is shown in Figure 7. All dynamic parameters are tested with the turbo bit on. Figure 8 shows the relationship between the output drive currents and the corresponding output voltages.

Figures 7 and 8 show the ICC vs fmax, and output current vs output voltage.





#### FIGURE 7





FIGURE 8

If the design requires low-power operation, the turbo bit should be off (disabled). When operating in this mode, some dynamic parameters are subject to increases.





NOTE: For combinatorial outputs, the delay between the logic array and the output buffer is zero. (i.e.,  $t_{SU} = 0$  or  $t_{h} = 0$ )

FIGURE 9. EPLD MACROCELL DELAY PATHS MODEL






FIGURE 10. SWITCHING WAVEFORMS



# understanding EPLD timing characteristics

## introduction

One of the most important benefits of using an EPLD in any design is the integration of complex logic functions into single chip solutions in most cases. However, when the functional compatibility of a design has been determined, timing analysis should be completed to ensure AC parameter compatibility.

The purpose of this applications supplement is to discuss the timing delays which exist in the TI EPLDs. The focus here is on the inherent delay paths that exist in every EPLD and their relation to the data sheet switching specifications. This should aid designers in modelling and simulating their logic designs.

# gate delays vs EPLD timing characteristics

Accurately modelling the timing characteristics requires an understanding of how a given application is implemented within the EPLD. Most designs targeted for EPLDs contain basic gates, and TTL macrofunctions, which are emulated by the EPLD general macrocell structure. The macrocell structure is an array of logic in an AND/OR configuration with a programmable inversion followed by an optional flip-flop and feedback, (See Figure 11).

When designing with EPLDs, the term "gate delay" is not a useful measure. Within the EPLD AND array are product terms. A product term is simply an n-input AND gate where n is the number of connections. Depending on the logic implemented, a single product term may represent one to several gate equivalents. Therefore, gate delays do not necessarily provide EPLD timing characteristics.




FIGURE 11. EPLD MACROCELL

#### AND/OR/INV structure

The AND portion consists of a column of AND gates, each of which has a very large number of possible inputs selected by EPROM bits. The EPROM bits serve as electrical switches. An erased bit passes the input into the AND gate (switch on), while a programmed bit cuts it off (switch off). All bits are initially erased.



# EP1810 HIGH-PERFORMANCE 48-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

The number of possible inputs to an AND gate varies from 40 (EP610) to 88 (EP1810). In the EP610 and EP910 every dedicated input and its inversion and every macrocell feedback and its inversion are possible inputs to the AND gate. In the EP1810 which has local and global bussing, not all of the macrocell feedback is available at every AND gate. The reason larger devices such as the EP1810 do not have all feedbacks feeding the AND gates is to preserve the speed characteristics of the device.

Following the AND gates is a fixed 8 input OR function. This structure is called a fixed OR because the AND functions are hard wired into the OR gates, and cannot be redistributed if unused.

The OR gate feeds a programmable inverter (XOR). A dedicated EPROM bit either programs the inversion function on or off.

## **EPLD** delay elements

The simplest solution to the architectural requirements is to model time through the logic array as a constant. This parameter is called t<sub>lad</sub>. The rest of the elements in the timing model are similar to those found in conventional logic. There are input and output delay parameters (t<sub>in</sub>, t<sub>io</sub>, t<sub>od</sub>); register parameters (t<sub>su</sub>, t<sub>h</sub>, t<sub>clr</sub>, t<sub>ics</sub>, t<sub>ics</sub>); and internal connection parameters (t<sub>fd</sub>). A detailed diagram of an EPLD Macrocell Delay Paths Model is shown in Figure 9 with a description of the signals.

# glossary - internal delay elements

- tclr Asynchronous register clear time. This is the amount of time it takes for a low signal to appear at the output of a register after the transition at the logic array, including the time required to go through the logic array.
- Feedback delay. In registered applications, this is the delay from the output of the register to the input of the logic array. In combinational applications, it is the delay from the combinational feedback to the input of the logic array.
- th Register hold time. This is the internal hold time of the register inside a macrocell: measured from the register clock to the register data input.
- tlad Logic array delay. This parameter incorporates all delay from an input or feedback through the AND/OR structure.
- tic
   Clock delay. This delay incorporates all the delay incurred between the output of an input pad or I/O pad and the clock input of a register including the time required to go through the logic array. This delay is differentiated from the system clock delay tics by the need to pass through a CLKB primitive, which specifies individual register clocking.
- tics System clock delay. This delay incorporates all delays incurred between the output of the input pad and the clock input of the registers for dedicated clock pins.
- tin Input pad and buffer delay which direct the true and complement data input signals into the AND array.
- tio I/O input pad delay. This delay applies to I/O pins committed as inputs.
- Output buffer and pad delay. For registered applications, this incorporates the clock to output delay of the flip flop. In combinational applications, it incorporates delay from the output of the array to the output of the device.
- tsu Register setup time. This is the internal setup time of the register inside a macrocell measured from the register data input until the register clock.
- t<sub>XZ</sub> Time to 3-state output delay. This delay incorporates the time between a high-to-low transition on the enable input of the 3-state buffer to assertion of a high impedance value at an output pin.
- t<sub>ZX</sub> 3-state to active output delay. This delay incorporates the time between a low-to-high transition on the enable input of the 3-state buffer to assertion of a high or low logic level at an output pin.



# explaining the EPLD data sheet specifications

The data sheet for each TI EPLD references timing parameters which characterize the switching operating specifications. These parameters are measured values, derived from extensive device characterization and 100% device testing. Among the switching characteristics are the following: taco1(tot), tacnt(tot), tah(tot), tasu(tot), tco1(tot), tclr(tot), tcnt(tot), tpd1(tot), tpd2(tot), tpXZ(tot), tpZX(tot), tsu(tot). These parameters, described below in detail, may be represented by the EPLD internal delay elements. (See Figure 12)




FIGURE 12. TI EPLD TIMING EQUATIONS



# EP1810 HIGH-PERFORMANCE 48-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)

## glossary - external delay elements

- taco1(tot)
   Defined as the asynchronous clock to output delay. It is the time required to obtain a valid output after a clock is asserted on an input pin. This delay is the sum of the input delay (t<sub>in</sub>), the clock delay (t<sub>ic</sub>), and the output delay (t<sub>od</sub>).
- tacnt(tot)

   Defined as the asynchronous clocked counter period. It is the minimum period a counter can maintain when asynchronously clocked. This delay is the sum of the feedback delay (tfd) and the logic array delay (tlad), and the register setup time (tsu).
- tah(tot)

   Defined as the asynchronous hold time. It is the amount of time required for data to be present after an asynchronous clock. This value is the difference between the sum of the input delay (t<sub>in</sub>), the clock delay (t<sub>ic</sub>), and the hold time (t<sub>h</sub>) and the sum of the input delay (t<sub>in</sub>) and logic array delay (t<sub>lad</sub>).
- tasu(tot)

   Defined as asynchronous setup time. It is the time required for data to be present at the input to the register before an asynchronous clock. This value is the difference between the sum of the input delay (t<sub>in</sub>), array delay (t<sub>lad</sub>) and the register setup time (t<sub>su</sub>) and the sum of the input delay (t<sub>in</sub>) and the clock delay (t<sub>ic</sub>).
- tco1(tot)

   Defined as system clock to output delay. It is the time required to obtain a valid output after the system clock is asserted on an input pin. This delay is the sum of the input delay (tin), the system clock delay (tics), and the output delay (tod).
- tclr(tot)

   Defined as delay required to clear register. It is the time required to change the output from high to low through a register clear measured from an input transition. This delay is the sum of input delay (t<sub>in</sub>), register clear delay (t<sub>clr</sub>), and the output delay (t<sub>od</sub>).
- tcnt(tot)

   Defined as the system clock counter period. It is the minimum period a counter can maintain.
  This delay is the sum of the feedback delay (tfd), the logic array delay (tlad), and the internal register setup time (tsu).
- th(tot)

   Defined as hold time for the register. It is the amount of time the data must be valid after the system clock. It is the difference between the sum of the internal input delay (t<sub>in</sub>), the system clock (t<sub>ics</sub>), and the system-clock hold time (t<sub>hs</sub>) and the sum of the input delay (t<sub>in</sub>) and logic array delay (t<sub>iad</sub>).
- tpd1(tot)

   Propagation Delay; Defined as the delay from a dedicated input to a non-registered output. This is the time required for data to propagate through the logic array and appear at the EPLD external output pin. This delay is the sum of input delay (tin), array delay (tlad) and output delay (tod).
- tpd2(tot)

   Propagation Delay; Defined as the delay from I/O pin to a nonregistered output. This is the time required for data from any external I/O input to propagate through any combinational logic and appear at the external output pin of an EPLD. This delay is the sum of the I/O delay (tio), input delay (tin), array delay (tlad), and the output delay (tod).
- tPXZ(tot)
   Defined as the time to enter into 3-state. It is the time required to change an external output from a valid high or low logic level to 3-state from an input transition. This delay is the sum of input delay (t<sub>in</sub>), array delay (t<sub>iad</sub>), and the time to activate the 3-state buffer (t<sub>XZ</sub>).
- tPZX(tot)

   Defined as the delay from high impedance to active output. It is the time required to change an external output from 3-state to a valid high or low logic level measured from an input transition. This delay is the sum of input delay (t<sub>in</sub>), array delay (t<sub>lad</sub>), and the time to deactivate the 3-state buffer (t<sub>ZX</sub>).
- tsu(tot)

   Defined as set up time for the register. It is the time required for data to be present at the register before the system clock. This value is the difference between the sum of input delay (t<sub>in</sub>), array delay (t<sub>lad</sub>), and an internal register setup time (t<sub>su</sub>) and the sum of the input delay (t<sub>in</sub>) and the system clock delay (t<sub>ics</sub>).




#### conclusion

To understand timing relationships in the EP1810 and all EPLDs, it is very important to break up the internal paths into meaningful microparameters that model portions of the EPLD architecture. Once internal paths are decomposed, it is then possible to obtain accurate timing information by summing the appropriate combinations of these microparameters. The EP1810 data sheet and relevant EPLD data sheets provide architectural information on which the parameters apply and how the primitives are implemented. The TI EPLD Development System provides minimized files that aid in the decomposition of designs. The combination of these elements and the knowledge of the architecture of each device allow characterization of any timing path within an EPLD.




# EP1810 HIGH-PERFORMANCE 48-MACROCELL **ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD)**

## MECHANICAL DATA




#### 68-PIN CLCC CERAMIC





#### TIBPAD16N8-7C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER


D3085, JANUARY 1988-REVISED AUGUST 1989



- Fully TTL Compatible
- Security Fuse Prevents Unauthorized Duplication
- Dependable Texas Instruments Quality and Reliability
- Potential Applications
   Address Decoders
   Code Detectors
   Peripheral Selectors
   Fault Monitors
   Machine State Decoders


#### description

The TIBPAD16N8 is a very-high-speed Programmable Address Decoder featuring 7 ns maximum propagation delay, the highest speed in the TTL programmable logic family. The TIBPAD16N8 utilizes the IMPACT-X™ process and proven titanium-tungsten fuse technology to provide reliable, high performance substitutes for conventional TTL logic.



J OR N PACKAGE

(TOP VIEW)




The TIBPAD16N8 contains 10 dedicated inputs and 8 outputs. Each output has two product terms, one of which is used to enable the inverting buffer associated with the respective output. Six of the outputs are I/O ports, the remaining two are dedicated outputs. Each of the six I/O ports can be individually programmed as an input or an output; this allows the device to be used for functions requiring up to 16 inputs and 2 outputs or 10 inputs and 8 outputs.

The TIBPAD16N8 is supplied with all six I/O ports in the input configuration (output buffers in the high-impedance state). If an I/O port is selected to be an output, it must be programmed accordingly. It is recommended that all unused outputs on this device remain in the three-state condition for better noise immunity.


The TIBPAD16N8-7C is characterized for operation from 0°C to 75°C.

functional block diagram (positive logic)



### TIBPAD16N8-7C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER

## logic diagram (positive logic)



Fuse number = First Fuse number + Increment

## HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage (see Note 1)	/ V
Voltage applied to a disabled output (ass A	5.5 V
Operating free six temperature	lote 1)
epoliting need an temperature range	000 +- 7500
Storage temperature range	65°C to 150°C

NOTE 1: These ratings apply except for programming pins during programming cycle.

#### recommended operating conditions

VCC	Supply voltage	MIN	NOM	MAX	UNIT
VIH	High-level input voltage	4.75	5	5.25	V
VIL	Low-level input voltage	2			V
ЮН	High-level output current			0.8	V
lOL	Low-level output current	ļ		-3.2	mA
TA	Operating free-air temperature			24	mA
	. 0	0		75	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V},  I_{J} = -18 \text{ mA}$		<del></del>	-1.5	V
Voн	$V_{CC} = 4.75 \text{ V},  I_{OH} = -3.2 \text{ mA}$	2.4	3	-1.5	V
VOL	$V_{CC} = 4.75 \text{ V},  I_{OL} = 24 \text{ mA}$		0.3	0.5	V
<u> </u>	$V_{CC} = 5.25 \text{ V},  V_{I} = 5.5 \text{ V}$			0.2	mA
lozh‡	$V_{CC} = 5.25 \text{ V},  V_{O} = 2.7 \text{ V}$			0.1	mA
lozL <sup>‡</sup>	$V_{CC} = 5.25 \text{ V},  V_{O} = 0.4 \text{ V}$			-0.1	
liH <sup>‡</sup>	$V_{CC} = 5.25 \text{ V},  V_{I} = 2.7 \text{ V}$		•		mA
I <sub>IL</sub> ‡	$V_{CC} = 5.25 \text{ V},  V_{I} = 0.4 \text{ V}$			25	μΑ
IO §	$V_{CC} = 5 \text{ V}, \qquad V_{O} = 0.5 \text{ V}$			-0.25	mA
<sup>1</sup> CC		- 30	- 70	- 130	mΑ
CI	$V_{CC} = 5.25 \text{ V},  V_{I} = 0,  \text{Outputs open}$		120	180	mA
	V <sub>I</sub> = 2 V		5		pF
Co	$V_0 = 2 V$		6		pF

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

## switching characteristics with two outputs switching (typical PAD mode) over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
<sup>t</sup> pd	I, I/O	O, I/O 2 outputs switching	R1 = 200 Ω,	2	- 5	7	ns
t <sub>en</sub>	I, I/O	0, 1/0	$R2 = 390 \Omega$	-			
<sup>t</sup> dis	1, 1/0	0, 1/0	See Figure 1	3	- 8	10	ns
II According to the contract of	2 at V/ E V/ T			3	8	10	ns

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25  $^{\circ}$ C



<sup>\*</sup>I/O leakage is the worst case of IOZL and IIL or IOZH and IIH.

 $<sup>\</sup>S$  This parameter approximates IOS. The condition VO = 0.5 V takes tester noise into account. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.


#### TIBPAD16N8-7C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER

#### programming information


Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

#### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR THREE-STATE OUTPUTS





#### VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

**VOLTAGE WAVEFORMS** ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance and is 50 pF for t<sub>pd</sub> and t<sub>en</sub>, 5 pF for t<sub>dis</sub>.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

FIGURE 1



## WORST CASE MULTIPLE OUTPUT SWITCHING CHARACTERISTICS

WORST CASE PROPAGATION DELAY TIME

NUMBER OF OUTPUTS SWITCHING




FIGURE 2

#### TYPICAL CHARACTERISTICS





FIGURE 3



PROPAGATION DELAY TIME




FIGURE 4

#### PROPAGATION DELAY TIME vs







FIGURE 6



### TIBPAD18N8-6C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER/NAND ARRAY

D3086, DECEMBER 1987-REVISED AUGUST 1988



#### description

The TIBPAD18N8-6C is a very-high-speed Programmable Address Decoder featuring 6-ns maximum propagation delay, the highest speed in the TTL programmable logic family. The TIBPAD18N8 uses the IMPACT-X™ process and proven titanium-tungsten fuse technology to provide reliable, high-performance substitutes for conventional TTL logic.

The TIBPAD18N8-6C contains 10 dedicated inputs and 8 product terms, each followed by an inverting buffer. Each of the eight buffers can be individually programmed so that the corresponding pin can function either as an input or output, depending on the state of the fuse controlling the output buffer, as indicated by Table 1. This allows the device to be used for functions requiring up to 17 inputs and a single output or down to 10 inputs and 8 outputs.

A high-speed feedback path, which does not go through the output buffer, is provided to offer higher performance operation in designs where feedback is required. The architectural fuse on the internal multiplexer is used for the selection of this path (see Table 2). This makes the TIBPAD18N8-6C ideal for the implementation of a very fast NAND-NAND logic. The TIBPAD18N8 is supplied with all eight output buffers disabled thus establishing all programmable input/output lines as inputs. If an I/O line is selected to be an output it must be programmed accordingly.

The TIBPAD18N8-6C is characterized for operation from 0°C to 75°C.

## functional block diagram (positive logic)





Table 1. Output Buffer Programming

ARCHITECTURAL FUSE	OPERATION
Intact	Input (Output Buffer
	in 3-State)
Blown	Output

Table 2. I/O Multiplexer Programming

ARCHITECTURAL FUSE	OPERATION
Intact	Output Buffer Feedback
Blown	Fast Feedback
5.0111	(pre-output buffer)

#### TIBPAD18N8-6C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER/NAND ARRAY





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage (see Note 1)	5 V
Voltage applied to a disabled output (see Note 1)	5 V
Operating free-air temperature range	5°C
Storage temperature range = 65°C to 150	000

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage (see Note 2)	2			v
VIL	Low-level input voltage (see Note 2)			0.8	V
ЮН	High-level output current			- 3.2	mA
lOL	Low-level output current			24	mA
$T_A$	Operating free-air temperature	0		75	°C

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise ..noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	$V_{CC} = 4.75 \text{ V},  I_{I} = -18 \text{ mA}$			-1.2	V
Voн	$V_{CC} = 4.75 \text{ V},  I_{OH} = -3.2 \text{ mA}$	2.4	3		V
VOL	$V_{CC} = 4.75 \text{ V},  I_{OL} = 24 \text{ mA}$		0.37	0.5	V
lozh‡	$V_{CC} = 5.25 \text{ V},  V_{O} = 2.7 \text{ V}$			20	μА
lozL <sup>‡</sup>	$V_{CC} = 5.25 \text{ V},  V_{O} = 0.4 \text{ V}$			- 20	μА
l <sub>l</sub>	$V_{CC} = 5.25 \text{ V},  V_{I} = 5.5 \text{ V}$			20	μA
IH	$V_{CC} = 5.25 \text{ V},  V_{I} = 2.7 \text{ V}$			20	μA
IIL	$V_{CC} = 5.25 \text{ V},  V_{I} = 0.4 \text{ V}$			-0.25	mA
10 §	$V_{CC} = 5.25 \text{ V},  V_{O} = 0.5 \text{ V}$	- 30	- 75	- 130	mA
Icc	$V_{CC} = 5.25 \text{ V},  V_{I} = 4.5 \text{ V}$		145	180	mA
Ci	V <sub>I</sub> = 2 V		5		pF
Co	$V_0 = 2 V$		6		pF

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	ı	O (no feedback)	R1 = $200 \Omega$ ,	2	4.5	6	ns
<sup>t</sup> pd	(2 outputs	O (with 1 fast feedback path)	$R2 = 390 \Omega,$	3.5	7	10	ns
-pu	switching)	O (with 2 fast feedback paths)	$C_L = 50 pF$ ,	5	9.5	14	ns
	o wittening,	O (with 3 fast feedback paths)	See Figure 1	6.5	12	18	ns

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.




<sup>‡</sup> I/O leakage is the worse case of IOZL and IIL or IOZH and IIH.


 $<sup>\</sup>S$  This parameter approximates IOS. The condition VO = 0.5 V takes tester noise into account. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

### TIBPAD18N8-6C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER/NAND ARRAY

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




#### **VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES


NOTES: A.  $C_L$  includes probe and jig capacitance.


B. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.

FIGURE 1

#### TYPICAL CHARACTERISTICS








TA-Free-Air Temperature - °C

FIGURE 4




Texas VI

## TIBPAD18N8-6C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER/NAND ARRAY

## TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME



Number of Fast Feedback Paths

FIGURE 6

WORST-CASE PROPAGATION DELAY TIME




FIGURE 7



## TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL® CIRCUITS

D3359, OCTOBER 1989 — REVISED MARCH 1990

**High-Performance Operation:** 

fmax (no feedback)

TIBPAL16R'-5C Series . . . . TIBPAL16R'-7M Series ....

fmax (internal feedback)

TIBPAL16R'-5C Series . . . . 125 MHz TIBPAL16R'-7M Series .... 100 MHz

fmax (external feedback)

TIBPAL16R'-5C Series . . . . 115 MHz TIBPAL16R'-7M Series ..... 74 MHz

**Propagation Delay** 

TIBPAL16R'-5C Series . . . . 5 ns Max TIBPAL16R'-7M Series .... 7 ns Max


- Functionally Equipment, but Faster than Existing 20-Pin PALs
- **Preload Capability on Output Registers** Simplifies Testing
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- **Security Fuse Prevents Duplication**
- **Dependable Texas Instruments Quality and** Reliability

DEVICE	INPUTS	3-STATE 0 OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state)	4
PAL16R6	8	0	6 (3-state)	2
PAL16R8	8	0	8 (3-state)	0

#### TIBPAL16L8' C SUFFIX ... J OR N PACKAGE M SUFFIX ... J PACKAGE (TOP VIEW)



TIBPAL16L8' C SUFFIX ... FN PACKAGE M SUFFIX ... FK PACKAGE (TOP VIEW)



Pin assignments in operating mode

#### description

These Programmable Array Logic devices feature the highest speed yet achieved in a bipolar PAL circuit. This  $family of PALs is 100\,\% functionally and pin-for-pin compatible with the industry standard 'PAL16L8, 'PAL16R4, Industry standard' (PAL16L8, Industry standard') and pin-for-pin compatible with the industry standard' (PAL16L8, Industry standard') and pin-for-pin compatible with the industry standard' (PAL16L8, Industry standard') and pin-for-pin compatible with the industry standard' (PAL16L8, Industry standard') and pin-for-pin compatible with the industry standard' (PAL16L8, Industry standard') and pin-for-pin compatible with the industry standard' (PAL16L8, Industry standard') and pin-for-pin compatible with the industry standard' (PAL16L8, Industry standard') and pin-for-pin compatible with the industry standard' (PAL16L8, Industry standard') and pin-for-pin compatible with the industry standard' (PAL16L8, Industry standard') and pin-for-pin compatible with the industry standard' (PAL16L8, Industry standard') and pin-for-pin compatible with the industry standard' (PAL16L8, Industry standard') and pin-for-pin compatible with the industry standard$ 'PAL16R6, and 'PAL16R8. The Texas Instruments IMPACT-X<sup>TM</sup> (Enhanced Implanted Advanced Composed Technology) fabrication process has been employed to ensure this ultra-high-performance operation. This process combines the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip charriers are available for further reduction in board space.

All of the register outputs are set to a low level during power-up. Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.


The TIBPAL16'C series is characterized for operation from 0°C to 75°C. The TIBPAL16'M series is characterized for the TIBPAL16'C series is characterized for the TIBPAL16'C series in the TIBPAL16'C series is characterized for the TIBPAL16'C series in the TIBPAL16'C serifor operation over the full military temperature range of -55 °C to 125 °C.

IMPACT-X<sup>TM</sup> is a trademark of Texas Instruments Incorporated. PAL® is a registered trademark of Monolithic Memories, Inc.


Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.




## TIBPAL16R4' C SUFFIX ... J OR N PACKAGE M SUFFIX ... J PACKAGE (TOP VIEW)



TIBPAL16R6'
C SUFFIX ... J OR N PACKAGE
M SUFFIX ... J PACKAGE
(TOP VIEW)




TIBPAL16R8'
C SUFFIX ... J OR N PACKAGE
M SUFFIX ... J PACKAGE
(TOP VIEW)




Pin assignments in operating mode


TIBPAL16R4'
C SUFFIX ... FN PACKAGE
M SUFFIX ... FK PACKAGE
(TOP VIEW)



TIBPAL16R6'
C SUFFIX ... FN PACKAGE
M SUFFIX ... FK PACKAGE
(TOP VIEW)




TIBPAL 16R8'
C SUFFIX ... FN PACKAGE
M SUFFIX ... FK PACKAGE
(TOP VIEW)




## TIBPAL16L8-5C, TIBPAL16L8-7M, TIBPAL16R4-5C, TIBPAL16R4-7M HIGH-PERFORMANCE $\mathit{IMPACT-X^{TM}}$ $\mathit{PAL}^{\otimes}$ CIRCUITS

## functional block diagrams (positive logic)

#### 'PAL16L8



'PAL16R4




~ denotes fused inputs




## functional block diagrams (positive logic)

#### 'PAL16R6




'PAL16R8




~ denotes fused inputs






Fuse number = First Fuse number + Increment




Fuse number = First Fuse number + Inkrement





Fuse number = First Fuse number + Increment





Fuse number = First Fuse number + Increment



#### TIBPAL16L8-5C HIGH-PERFORMANCE IMPACT-XTM PAL® CIRCUITS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	J.J V
	v
O the free air temperature range	. 0 6 10 75 6
Storage temperature range	65 °C to 150 °C
Storage temperature range	

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

	PARAMETER	MI	MON I	MAX	UNIT
1/00	Supply voltage	4.7	5 5	5.25	V
VCC			2	5.5	V
VIH	High-level input voltage			0.8	V
VIL	Low-level input voltage			-3.2	mA
ЮН	High-level output current			24	mA
IOL	Low-level output current		0 25	75	°C
TA	Operating free-air temperature		0 25	/5	

## electrical characteristics over recommended operating free-air temperature range

	PARAMETER	Т	EST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	FARAMETER	VCC = 4.75 V,	II = -18 mA		-0.8	-1.5	V
VIK		VCC = 4.75 V,	IOH = -3.2 mA	2.4			V
VOH		VCC = 4.75 V,	IOL = 24 mA		0.3	0.5	V
VOL	O outputs	VCC = 5.25 V,	VO = 2.7 V			20	μΑ
IOZH	I/O ports	VCC = 5.25 V,				100	
IOZL	O outputs	VCC = 5.25 V,	VO = 0.4 V			-20 -100	μΑ
	I/O ports	VCC = 5.25 V,	VI = 5.5 V			0.1	mA
l)		VCC = 5.25 V,	VI = 2.7 V			25	μΑ
<u>ПН*</u> П∟*		VCC = 5.25 V,	V <sub>I</sub> = 0.4 V			-0.25	mA
los§		VCC = 5.25 V,	VO = 0.5 V	-30	-70	-130	mA
103		VCC = 5.25 V,	V <sub>1</sub> = 0,			180	mA
ICC		Outputs open,	OE at VIH				<u> </u>
Ci		f = 1 MHz,	VI = 2 V				pF
Co		f = 1 MHz,	VO = 2 V				pF

All typical values are at VCC = 5 V, TA =  $25\,^{\circ}$ C.

For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

				TEST CONDITIONS	MIN	MAX	UNIT
PARAMETER	FROM		то	TEST CONDITIONS	IVIII	TVIZZ.	
			FN package			5	ns
		l '	JT and NT packages with	R1 = 200 $\Omega$ ,		5	ns
tpd	1,1/0 0,1/	0, 1/0	up to 4 outputs switching				
· · ·			JT and NT packages with	$R2 = 200 \Omega,$		5.5	ns
			more than 4 outputs switching	See Figure 4			
	1, 1/0		0,1/0			7	ns
ten		<del> </del>		7		7	ns
tdis	1, 1/0	1	0, 1/0				

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VQ at 0.5 V to avoid test equipment ground degradation.

about 1	
absolute maximum ratings over operating free six terms	
absolute maximum ratings over operating free-air tem	iperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7.1/
Input voltage (see Note 1)	····· / V
Input voltage (see Note 1) Voltage applied to a displied output (and Note 4)	· · · · · · · · · . 5.5 V
voltage applied to a disabled bulbul (see Note 1)	E E 17
Operating nee-all temperature range	0°C+07F°C
Storage temperature range	65 °C to 150 °C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

	PARA	METER	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.75			<del> </del>
VIH	High-level input voltage			5	5.25	V
VIL	Low-level input voltage		2		5.5	V
IOH	High-level output current				0.8	V
lOL					-3.2	mA
	Low-level output current				24	mA
fclock	Clock frequency		0		125	MHz
tw	Pulse duration, clock	High	4	<u> </u>		
		Low	4			ns
tsu	Setup time, input or feedback before C	LK↑				ns
th	Hold time, input or feedback after CLK		4			ns
TA	Operating free-air temperature		0			ns
	operating free-air temperature		0	25	75	°C

## electrical characteristics over recommended operating free-air temperature range

	PARAMETER	1	EST CONDITIONS	MIN T	YP <sup>†</sup> MAX	UNIT
	FARAMETEN	VCC = 4.75 V,	II = -18 mA		0.8 -1.5	V
VIK		VCC = 4.75 V,	IOH = -3.2 mA	2.4		V
VOH		VCC = 4.75 V,	IOL = 24 mA		0.3 0.5	ı V
VoL	Q outputs				20	μΑ
IOZH	I/O ports	VCC = 5.25 V,	$V_0 = 2.7 \text{ V}$		100	, , ,
	Q outputs				-20	μΑ
lozL	I/O ports	VCC = 5.25 V,	$V_0 = 0.4 V$		-100	F., .
	I/O ports	VCC = 5.25 V,	VI = 5.5 V		0.1	mA
11 *		VCC = 5.25 V,	VI = 2.7 V		25	μΑ
ИН* . *		VCC = 5.25 V,	VI = 0.4 V		-0.25	mA
IIL*		VCC = 5.25 V,	VO = 0.5 V	-30	-70 -130	mA
1083		VCC = 5.25 V,	V <sub>I</sub> = 0,		180	mA
Icc		Outputs open,	OE at VIH		180	IIIA
-		f = 1 MHz,	VI = 2 V			pF
Ci		f = 1 MHz,	VO = 2 V			pF
C <sub>O</sub>		f = 1 MHz,	VCLK = 2 V			pF

All typical values are at VCC = 5 V, TA = 25 °C.

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM		то	TEST CONDITIONS	MIN	MAX	UNIT
PARAMETER.	1110111		without feedback		125		
fmax*	- wi	vith internal feedback (counter configuration)		1	125		MHz
ımax			with external feedback		115		
		T .	FN package			5	ns
	ļ		JT and NT packages with 8 outputs			5.5	ns
tpd	1,1/0	0, 1/0	switching in the same direction	1		· · · · · · · · · · · · · · · · · · ·	
P.	1		JT and NT packages with	R1 = 200 $\Omega$ ,		5	ns
		1	all other conditions	R2 = 200 $\Omega$ ,			
tpd	CLK↑		Ω	See Figure 4	<u> </u>	4	ns
tpd	CLK		Internal feedback			3	ns
	OE		Q			6	ns
ten	OE↑		Q	1		6	ns
tdis	1, 1/0	-	1/0	7		7	ns
ten		<del> </del>	1/0	1		7	ns
tdis	1, 1/0			†	-		ns
tskew		Ske	w between registered outputs				

See "fmax Specifications" near the end of this data sheet.

For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VQ at 0.5 V to avoid test equipment ground degradation.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

	PARAME	TER		MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.75			
VIH	High-level input voltage				5	5.25	V
VIL	Low-level input voltage			2		5.5	V
lOH	High-level output current					0.8	V
lOL	Low-level output current					-3.2	mA
fclock						24	mA
ICIOCK	Clock frequency			0		125	MHz
tw	Pulse duration, clock	High		4			ns
		Low		4			
tsu	Setup time, input or feedback before CLK			4			ns
th	Hold time, input or feedback after CLK↑						ns
Тд	Operating free-air temperature			0			ns
	. g sporuturo		*	0	25	75	°C

## electrical characteristics over recommended operating free-air temperature range

PARAMETER		EST CONDITIONS	M	IN TYP <sup>†</sup>	MAX	UNIT
	VCC = 4.75 V,	II = -18 mA		-0.8	-1.5	V
√IK	VCC = 4.75 V,	IOH = -3.2 mA	2	.4		V
VOH	VCC = 4.75 V,	IOL = 24 mA		0.3	0.5	V
VOL IOZH	VCC = 5.25 V,	VO = 2.7 V			20	μΑ
lozh	VCC = 5.25 V,	VO = 0.4 V			-20	μΑ
li	VCC = 5.25 V,	V <sub>I</sub> = 5.5 V			0.1	mA
lih	VCC = 5.25 V,	VI = 2.7 V	<u> </u>		25	μΑ
liL	VCC = 5.25 V,	VI = 0.4 V			-0.25	mA
los*	VCC = 5.25 V,	VO = 0.5 V		30 –70	-130	m/
	VCC = 5.25 V,	VI = 0,			180	mA
ICC	Outputs open,	OE at VIH				
Ci	f = 1 MHz,	V <sub>I</sub> = 2 V				pF
Co	f = 1 MHz,	VO = 2 V				pF
Cclk	f = 1 MHz,	VCLK = 2 V				pF

All typical values are at VCC = 5 V, TA =  $25\,^{\circ}$ C.

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	FROM	то	TEST CONDITIONS	MIN	MAX	UNIT
PARAMETER	FROW			125		
		without feedback	1	125		MHz
fmax <sup>§</sup>		with feedback (counter configuration)	-	115		
		with external feedback	R1 = 200 $\Omega$ ,		4	ns
tpd	CLK↑	Q	$R2 = 200 \Omega$ ,			ns
tpd	CLK	Internal feedback	See Figure 4			
ten	OE↓	Q			- 6	ns
	OE↑	Q			6	ns
tdis	OL	Skew between registered outputs				ns

<sup>§</sup> See "fmax Specifications" near the end of this data sheet.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VQ at 0.5 V to avoid test equipment ground degradation.

## TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE $\mathit{IMPACT-X^{TM}}$ $\mathit{PAL}^{\otimes}$ CIRCUITS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage (see Note 1)
Voltage applied to a displied output (see New 4)
Voltage applied to a disabled output (see Note 1)
operating free-all temperature range
Storage temperature range
03 0 10 100 0

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

PARAMETER				MIN	NOM	MAX	UNIT
Vcc	Supply voltage						
VIH	High-level input voltage (see Note 2)			4.5	5	5.5	V
VIL	Low-level input voltage (see Note 2)			2		5.5	V
ЮН						8.0	V
	High-level output current					-2	mA
IOL	Low-level output current					12	mA
fclock	Clock frequency			0		100	
t <sub>W</sub>	Pulse duration, clock (see Note 2)	High		6		100	MHz
		Low		6			ns
tsu	Setup time, input or feedback before CLK↑						ns
th	Hold time, input or feedback after CLK↑			7			ns
				0		- 1	ns
TA	Operating free-air temperature			-55	25	125	°C

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

## electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	11000
VIK		VCC = 4.5 V,	IJ = - 18 mA		IVIIIV			UNIT
Voн		VCC = 4.5 V,	IOH = -2 mA		+	-0.8	-1.5	V
VOL		VCC = 4.5 V.	IOL = 12 mA		2.4	3.2		V
1	O, Q outputs	VCC = 5.5 V,	VO = 2.7 V			0.3	0.5	V
IOZH	I/O ports						20	μΑ
. *	O, Q outputs	VCC = 5.5 V,	VO = 0.4 V		<del> </del>		100	
IOZL*	I/O ports						-20	μΑ
11		VCC = 5.5 V,	VI = 5.5 V				-250	,,,,,
	I/O ports	VCC = 5.5 V,	VI - 5.5 V				1	mA
lін	All others	VCC = 5.5 V,	VI = 2.7 V		<u></u>		100	μΑ
IIL*		VCC = 5.5 V,	V <sub>I</sub> = 0.4 V		ļ		25	μ
los§		VCC = 5 V,				-0.08	-0.25	mA
103			VO = 0.5 V		-30	-70	-130	mA
Icc		VCC = 5.5 V,	Outputs open,	TA = 25 °C and 125 °C		120	180	
		VI = 0 V,	OE = VIH	TA = -55 °C				mA
Ci		f = 1 MHz,	VI = 2 V		<u> </u>			pF
Co		f = 1 MHz,	Vo = 2 V					<del>`</del>
Cclk		f = 1 MHz,	VCLK = 2 V					pF pF

All typical values are at VCC = 5 V, TA = 25  $^{\circ}$ C.

I/O leakage is the worst case of IOZL and IIL or IOZH and IIH, respectively.



Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VQ at 0.5 V to avoid test equipment ground degradation.

#### PRODUCT PREVIEW

## TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE $\mathit{IMPACT-X^{TM}}$ $\mathit{PAL}^{\otimes}$ CIRCUITS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

noteu)								
PARAMETER	FROM	то	TEST CONDITIONS	MIN	MAX	UNIT		
IANAMETER	without feedback		R1 = 390 $\Omega$ ,	100				
*	with internal feedback	1		100		MHz		
fmax*	(counter configuration)							
	with external feedback			74		ns		
tpd	I, I/O	0, 1/0	$R2 = 750 \Omega$ ,					
tpd	CLK	0	See Figure 4			ns		
ten	OE↓	Ω		L		ns		
tdis	OE↑	Q				ns		
	1, 1/0	0, 1/0				ns		
ten	I, I/O	0, I/O				ns		
tdis								

<sup>\*</sup> See "fmax Specifications" near the end of this data sheet. fmax does not apply for TIBPAL20L8'.

# TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE $IMPACT-X^{TM}$ $PAL^{\circledR}$ CIRCUITS

#### programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

## asynchronous preload procedure for registered outputs (see Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With  $V_{CC}$  at 5 volts and Pin 1 at  $V_{IL}$ , raise Pin 11 to  $V_{IHH}$ .
- Step 2. Apply either  $V_{IL}$  or  $V_{IH}$  to the output corresponding to the register to be preloaded.
- Step 3. Lower Pin 11 to 5 V.
- Step 4. Remove output voltage, then lower Pin 11 to  $V_{IL}$ . Preload can be verified by observing the voltage level at the output pin.

### asynchronous preload waveforms (see Note 3)



NOTE 3:  $t_d = t_{SU} = t_h = 100 \text{ ns to } 1000 \text{ ns}$  VIHH = 10.25 V to 10.75 V




## TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL® CIRCUITS

#### fmax SPECIFICATIONS

## f<sub>max</sub> without feedback, see Figure 1

In this mode, data is presented at the input to the flip-flop and clocked through to the  ${\tt Q}$  output with no feedback. Under this condition, the clock period is limited by the sum of the data setup time and the data hold time  $(t_{su}+t_h)$ . However, the minimum  $f_{max}$  is determined by the minimum clock period  $(t_w high + t_w low)$ .

Thus,  $f_{max}$  without feedback =  $\frac{1}{(t_w high + t_w low)}$  or  $\frac{1}{(t_{su} + t_h)}$ 



fmax WITHOUT FEEDBACK FIGURE 1.

## f<sub>max</sub> with internal feedback, see Figure 2

This configuration is most popular in counters and on-chip state-machine designs. The flip-flop inputs are defined by the device inputs and flip-flop outputs. Under this condition, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic array to the inputs of the next flip-flop.

Thus, 
$$f_{max}$$
 with internal feedback =  $\frac{1}{(t_{su} + t_{pd} CLK-to-FB)}$ .

Where  $t_{pd}$  CLK-to-FB is the deduced value of the delay from CLK to the input of the logic array.




FIGURE 2. fmax WITH INTERNAL FEEDBACK

# TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M HIGH-PERFORMANCE $IMPACT-X^{TM}$ $PAL^{(0)}$ CIRCUITS

#### fmax SPECIFICATIONS

## f<sub>max</sub> with external feedback, see Figure 3

 $This \, configuration \, is \, a \, typical \, state-machine \, design \, with \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, of f-chip. \, This \, external \, feedback \, signals \, sent \, signals \, sent \, signals \, sent \, signals \, sent \, signals \, sent \, signals \, sent \, signals \, sent \, signals \, sent \, signals \, sent \, signals \, signals \, signals \, sent \, signals \, sent \, signals$ could go back to the device inputs or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input and setup time for the external signals  $(t_{su} + t_{pd} CLK-to-Q).$ 

Thus,  $f_{max}$  with external feedback =  $\frac{.}{(t_{su} + t_{pd} CLK-to-Q)}$ 





FIGURE 3. fmax WITH EXTERNAL FEEDBACK

## PARAMETER MEASUREMENT INFORMATION



**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES

OUTPUT

(See Note D)

**VOLTAGE WAVEFORMS** ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance and is 50 pF for tpd and ten, 5 pF for tdis-

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

S1 OPEN

(See Note B)

- C. All input pulses have the following characteristics: For C suffix, PRR  $\leq$  1 MHz,  $t_T = t_f \leq$  2 ns, duty cycle = 50%; For M suffix,  $\mbox{PRR} \, \leq \, 10 \mbox{ MHz, } t_{\mbox{\scriptsize f}} = t_{\mbox{\scriptsize f}} \leq \, 2 \mbox{ ns, duty cycle} = 50 \, \%. \label{eq:prediction}$
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

VOL

E. Equivalent loads may be used for testing.

FIGURE 4. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



≈ 0 V

## TIBPAL16L8-10M, TIBPAL16R4-10M, TIBPAL16R6-10M, TIBPAL16R8-10M TIBPAL16L8-7C, TIBPAL16R4-7C, TIBPAL16R6-7C, TIBPAL16R8-7C HIGH-PERFORMANCE IMPACT-X ™PAL® CIRCUITS

D3115, MAY 1988-REVISED OCTOBER 1989

High-Performance Operation:

fmax (no feedback)

TIBPAL16R'-7C Series . . . 100 MHz TIBPAL16R'-10M Series . . . 62.5 MHz

fmax (internal feedback)

TIBPAL16R'-7€ Series . . . 100 MHz TIBPAL16R'-10M Series . . . 62.5 MHz

fmax (external feedback)

TIBPAL16R'-7C Series . . . 74 MHz

TIBPAL16R'-10M Series . . . 55.5 MHz

Propagation Delay

TIBPAL16L'-7C . . . 7 ns Max TIBPAL16L'-10M . . . 10 ns Max

Functionally Equivalent, but Faster than Existing 20-Pin PALs


- Preload Capability on Output Registers Simplifies Testing
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Security Fuse Prevents Duplication
- Dependable Texas Instruments Quality and Reliability

DEVICE	INPUTS	3-STATE 0 OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	О	4 (3-state)	4
PAL16R6	8	0	6 (3-state)	2
PAL16R8	8	О	8 (3-state)	0

### TIRPAL16L8 M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)



TIBPAL16L8 M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



Pin assignments in operating mode

#### description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT-X™ circuits combine the latest Advanced Low-Power Schottky<sup>†</sup> technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom-functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

All of the register outputs are set to a low level during power-up. Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL16' M series is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$ to 125 °C. The TIBPAL16' C series is characterized for operation from 0 °C to 75 °C.

IMPACT-X™ is a trademark of Texas Instruments Incorporated.

PAL® is a registered trademark of Monolithic Memories, Inc.

†Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.




# TIBPAL16R4' M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)



TIBPAL16R6'
M SUFFIX . . . J PACKAGE
C SUFFIX . . . J OR N PACKAGE
(TOP VIEW)




TIBPAL16R8'
M SUFFIX . . . J PACKAGE
C SUFFIX . . . J OR N PACKAGE
(TOP VIEW)




Pin assignments in operating mode


TIBPAL16R4'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . : FN PACKAGE
(TOP VIEW)



TIBPAL16R6'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)




TIBPAL 16R8'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)




# TIBPAL16L8-10M, TIBPAL16L8-7C, TIBPAL16R4-10M, TIBPAL16R4-7C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

## functional block diagrams (positive logic)





'PAL16R4




~ denotes fused inputs




### functional block diagrams (positive logic)

### 'PAL16R6




'PAL16R8




 $\sim$  denotes fused inputs





















### **PRODUCT PREVIEW**

## TIBPAL16L8-10M, TIBPAL16R4-10M, TIBPAL16R6-10M, TIBPAL16R8-10M HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

absolute maximum ratings over operating	free-air temperature range (u	nless otherwise noted)
---	-------------------------------	------------------------

Supply voltage, VCC (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to a disabled output (see Note 1)	5.5 V
Voltage applied to a disabled output (see Note 17	-55°C to 125°C
Operating free-air temperature range	65°C to 150°C
Storage temperature range	-05 C to 150 C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

## recommended operating conditions

	PARAMETER			MIN	NOM	MAX	UNIT
.,				4.5	5	5.5	V
VCC	Supply voltage			2		5.5	V
VIH	High-level input voltage (see Note 2)					0.8	V
VIL	Low-level input voltage (see Note 2)					- 2	mA
ЮН					12	mA	
IOL	OL Low-level output current		0		62.5	MHz	
fclock	Clock frequency	T		8		02.0	111112
	Pulse duration, clock (see Note2)	High					ns
t <sub>w</sub>	Pulse duration, clock (see Note2)	Low		8			
t <sub>su</sub>	Setup time, input or feedback before CLK↑		10			ns	
th	Su the all after CLV1		0			ns	
TA	Operating free-air temperature			- 55	25	125	°C

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

# electrical characteristics over recommended operating free-air temperature range

DADA	METER		TEST CONDITION	NS	MIN	TYP <sup>†</sup>	MAX	UNIT
	INILILI	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-0.8	- 1.5	V
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -2 mA		2.4	3.2		V
Vol		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA			0.3	0.5	V
V <sub>OL</sub>	O, Q outputs	V <sub>CC</sub> = 5.5 V,	$V_0 = 2.7 \text{ V}$				20 100	μΑ
lozL‡	O, Q outputs	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V				- 20 - 250	μΑ
i <sub>l</sub>	, , , , , , , , , , , , , , , , , , ,	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 5.5 V				1	mA
"	I/O ports						100	μΑ
ΊΗ	All others	$V_{CC} = 5.5 V,$	$V_1 = 2.7 V$				25	μΑ
lir‡	7.11 0411010	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.08	-0.25	mA
los§		V <sub>CC</sub> = 5 V,	V <sub>O</sub> = 0.5 V		- 30	- 70	- 130	mA
108		V <sub>CC</sub> = 5.5 V,	Outputs open,	$T_A = 25$ °C and $125$ °C		140	220	mA
lcc		$V_1 = 0 V_1$	OE = VIH	T <sub>A</sub> = -55°C			250	1111/2
Ci		f = 1 MHz,	V <sub>1</sub> = 2 V			5		pF
Co		f = 1 MHz,	V <sub>O</sub> = 2 V			6		pF
C <sub>clk</sub>		f = 1 MHz,	V <sub>CLK</sub> = 2 V			6		pF

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .



<sup>‡</sup>I/O leakage is the worst case of IOZL and I<sub>IL</sub> or IOZH and I<sub>IH</sub>, respectively.

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test equipment ground degradation.

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted) (see Figure 5)

PARAMETER	FROM	то	MIN	TYP†	MAX	UNIT
	Wi	thout feedback	62.5			0.0
f <sub>max</sub> ‡	With internal feed	dback (counter configuration)	62.5			MHz
	With	external feedback	55.5			IVITIZ
<sup>t</sup> pd	I, I/O	0, 1/0	3	6	10	ns
<sup>t</sup> pd	CLK↑	Q	2	4	8	ns
t <sub>pd</sub> §	CLK↑	Feedback input		<u> </u>	- 5	ns
t <sub>en</sub>	OE↑	Q	2	4	10	ns
<sup>t</sup> dis	OE↑	Q	2	4	10	
t <sub>en</sub>	I, I/O	0, 1/0	3	6	10	ns
<sup>t</sup> dis	1, 1/0	0, I/G	3	6	10	ns

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>\$</sup>See section on fmax specifications.

<sup>§</sup>This parameter applies to TIBPAL16R4' and TIBPAL16R6' only (see Figure 2 for illustration) and is calculated from the measured f<sub>max</sub> with internal feedback in the counter configuration.

# TIBPAL16L8-7C, TIBPAL16R4-7C, TIBPAL16R6-7C, TIBPAL16R8-7C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	V
Input voltage (see Note 1)	V
Input voltage (see Note 1)	v
Voltage applied to a disabled output (see Note 1)	Č
5	C
Operating free-air temperature range	,C
Storage temperature range	

NOTE 1: These ratings apply except for programming pins during a programming cycle.

## recommended operating conditions

V V
V
V
mA
mA
MHz
1,,,,,,
ns
ns
ns
°C
1
5

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

# electrical characteristics over recommended operating free-air temperature range

PARAMETER	TEST CON	DITIONS	MIN TYP† M.	AX UNIT
	V <sub>CC</sub> = 4.75 V,	I <sub>I</sub> = -18 mA	-0.8 -	1.5 V
VIK	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = -3.2 mA	2.4 3.2	V
Voн	$V_{CC} = 4.75 \text{ V},$	I <sub>OL</sub> = 24 mA	0.3	0.5 V
V <sub>OL</sub>	$V_{CC} = 5.25 \text{ V},$	V <sub>O</sub> = 2.7 V	1	00 μΑ
lozh <sup>‡</sup>	$V_{CC} = 5.25 \text{ V},$	V <sub>O</sub> = 0.4 V	- 1	00 μΑ
	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 5.5 V		0.1 mA
IIII IIII	$V_{CC} = 5.25 \text{ V},$	V <sub>1</sub> = 2.7 V		25 μΑ
III.‡	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 0.4 V	-0.08 -0	.25 mA
los§	$V_{CC} = 5.25 \text{ V},$	VO = 0.5 V	-30 -70 -1	130 mA
	$V_{CC} = 5.25 \text{ V},$	Outputs open,	160	180 mA
lcc	V <sub>I</sub> = 0 V		5	
Ci	f = 1 MHz,	V <sub>I</sub> = 2 V		pF
Co	f = 1 MHz,	$V_0 = 2 V$	6	pF
C <sub>clk</sub>	f = 1 MHz,	V <sub>CLK</sub> = 2 V	6	pF

 $<sup>^{\</sup>dagger}$  All typical values are at VCC  $\,=\,$  5 V, TA  $\,=\,$  25 °C.



 $<sup>^{\</sup>ddagger}\text{I/O}$  leakage is the worst case of IOZL and IIL or IOZH and IIH, respectively.

 $<sup>\</sup>S$  Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test equipment ground degradation.

# TIBPAL16L8-7C, TIBPAL16R4-7C, TIBPAL16R6-7C, TIBPAL16R8-7C HIGH-PERFORMANCE $\mathit{IMPACT-X}^{\mathsf{TM}}$ $\mathit{PAL}^{\mathsf{O}}$ CIRCUITS

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted) (see Figure 6)

PARAMETER	FROM		то	MIN	TYP <sup>†</sup>	MAX	UNIT
	With	out feedba	ick	100		- WIAA	Civil
f <sub>max</sub> ‡	With internal feedl	oack (count	ter configuration)	100			MHz
		xternal feed		74			101112
t <sub>pd</sub>	1, 1/0	0, 1/0	1 or 2 outputs switching	3	5.5	7	
	., ,,,,	0, 1/0	8 outputs switching	3	6	7.5	ns
t <sub>pd</sub>	CLK↑		Q .	2	4	6.5	ns
<sup>t</sup> pd <sup>§</sup>	CLK†	Feedback input		<u> </u>		3	ns
<sup>t</sup> en	OE↑		Q	2	4	7.5	
<sup>t</sup> dis	OE↑		Q	2	4	7.5	ns
t <sub>en</sub>	I, I/O		0, 1/0	3	6	9	ns
<sup>t</sup> dis	I, I/O		0, 1/0	2	- 6	9	ns
tskew¶	Skew between	en registere			0.5	9	ns ns

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



<sup>\*</sup>See section on fmax specifications.

<sup>§</sup> This parameter applies to TIBPAL16R4' and TIBPAL16R6' only (see Figure 2 for illustration) and is calculated from the measured fmax with internal feedback in the counter configuration.

This parameter is the measurement of the difference between the fastest and slowest tpd (CLK-to-Q) observed when multiple registered outputs are switching in the same direction.

### TIBPAL16L8-10M, TIBPAL16R4-10M, TIBPAL16R6-10M, TIBPAL16R8-10M TIBPAL16L8-7C, TIBPAL16R4-7C, TIBPAL16R6-7C, TIBPAL16R8-7C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

### programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

### preload procedure for registered outputs (see Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With VCC at 5 volts and Pin 1 at VIL, raise Pin 11 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 11 to VIL. Preload can be verified by observing the voltage level at the output pin.

### preload waveforms (see Note 3)



NOTE 3:  $t_d = t_{su} = t_w = 100 \text{ ns to } 1000 \text{ ns.}$   $V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$ 

### fmax SPECIFICATIONS

### fmax without feedback, see Figure 1

In this mode, data is presented at the input to the flip-flop and clocked through to the Q output with no feedback. Under this condition, the clock period is limited by the sum of the data setup time and the data hold time  $(t_{SU}+t_h)$ . However, the minimum  $f_{max}$  is determined by the minimum clock period  $(t_{W}high + t_{W}low).$ 

Thus,  $f_{max}$  without feedback  $= \frac{1}{(t_W \text{ high} + t_W \text{ low})} \text{ or } \frac{1}{(t_{SU} + t_h)}$ 




FIGURE 1. fmax WITHOUT FEEDBACK

### fmax with internal feedback, see Figure 2

This configuration is most popular in counters and on-chip state-machine designs. The flip-flop inputs are defined by the device inputs and flip-flop outputs. Under this condition, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic array to the inputs of the next flip-flop.

Thus, 
$$f_{max}$$
 with internal feedback =  $\frac{1}{(t_{SU} + t_{pd} CLK - to-FB)}$ 

Where tpd CLK-to-FB is the deduced value of the delay from CLK to the input of the logic array.




FIGURE 2. fmax WITH INTERNAL FEEDBACK

## TIBPAL16L8-10M, TIBPAL16R4-10M, TIBPAL16R6-10M, TIBPAL16R8-10M TIBPAL16L8-7C, TIBPAL16R4-7C, TIBPAL16R6-7C, TIBPAL16R8-7C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

# fmax SPECIFICATIONS

# fmax with external feedback, see Figure 3

This configuration is a typical state-machine design with feedback signals sent off-chip. This external feedback could go back to the device inputs or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input and setup time for the external signals  $(t_{su} + t_{pd} CLK-to-Q)$ .

Thus, fmax with external feedback =  $\overline{(t_{su} + t_{pd} CLK-to-Q)}$ 




FIGURE 3. f<sub>max</sub> WITH EXTERNAL FEEDBACK




FIGURE 4. PROPAGATION DELAY FROM CLK↑ to I/O, THRU LOGIC ARRAY

#### PARAMETER MEASUREMENT INFORMATION 5 V 5 V S1 S1 **200** Ω 390 Ω FROM OUTPUT TEST FROM OUTPUT TEST UNDER TEST POINT **UNDER TEST** POINT $C_{\mathsf{L}}$ **390** Ω **750** Ω (See Note A) (See Note A) LOAD CIRCUIT FOR LOAD CIRCUIT FOR C SUFFIX DEVICES M SUFFIX DEVICES [3.5 V] (3 V) TIMING -- [3.5 V] (3 V) HIGH-LEVEL 1.5 V INPUT 1.5 V **PULSE** [0.3 V] (0) [0.3 V] (0) [3.5 V] (3 V) DATA [3.5 V] (3 V) LOW-LEVEL INPUT **PULSE** (0.3 V) (0) - [0.3 V] (0) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES PULSE DURATIONS - - [3.5 V] (3 V) OUTPUT - [3.5 V] (3 V) INPUT CONTROL - [0.3 V] (0) (low-level enabling) - -- [0.3 V] (0) tod t<sub>pd</sub> tdis IN-PHASE ۷он 1 5 V 1.5 V OUTPUT ≈ 3.3 V WAVEFORM 1 1.5 V VOL + 0.5 V Voi S1 CLOSED tod-le $v_{OL}$ - <sup>t</sup>pd (See Note B) VOH OUT-OF-PHASE 1.5 V VOH **WAVEFORM 2** OUTPUT S1 OPEN V<sub>OH</sub> - 0.5 V (See Note D) - v<sub>OI</sub> (See Note B) ≈ 0 V VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS

- NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ . 5 pF for  $t_{dis}$ .
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    - C. All input pulses have the following characteristics: PRR  $\leq$  10 MHz,  $t_r$  and  $t_f = 2$  ns, duty cycle = 50%. For M suffix, use the voltage levels indicated in parentheses ( ). For C suffix, use the voltage levels indicated in brackets [ ].

**ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS** 

- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.


PROPAGATION DELAY TIMES


FIGURE 5





### TIBPAL16L8-10M, TIBPAL16R4-10M, TIBPAL16R6-10M, TIBPAL16R8-10M TIBPAL16L8-7C, TIBPAL16R4-7C, TIBPAL16R6-7C, TIBPAL16R8-7C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS


### TYPICAL CHARACTERISTICS













### TYPICAL CHARACTERISTICS



### PROPAGATION DELAY TIME



<sup>†</sup>Output switching in the same direction (tpLH compared to tpLH/tpHL to tpHL)

FIGURE 12

Data Sheets

# TIBPAL16L8-10C, TIBPAL16R4-10C, TIBPAL16R6-10C, TIBPAL16R8-10C TIBPAL16L8-12M, TIBPAL16R4-12M, TIBPAL16R8-12M, TIBPAL16R8-12M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL® CIRCUITS D3023. MAY 1987 — REVISED APRIL 1990

High-Performance Operation:

fmax (w/o feedback)

TIBPAL16R'-10C Series . . . 62.5 MHz TIBPAL16R'-12M Series . . . . 56 MHz

fmax (with feedback)

TIBPAL16R'-10C Series . . . 55.5 MHz TIBPAL16R'-12M Series . . . . 48 MHz

Propagation Delay

TIBPAL16L'-10C Series . . . 10 ns Max TIBPAL16L'-12M Series . . . 12 ns Max


- Functionally Equipment, but Faster than Existing 20-Pin PALs
- Preload Capability on Output Registers Simplifies Testing
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Security Fuse Prevents Duplication
- Dependable Texas Instruments Quality and Reliability

DEVICE	INPUTS	3-STATE 0 OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state)	4
PAL16R6	8	0	6 (3-state)	2
PAL16R8	8	0	8 (3-state)	0

# TIBPAL16L8' C SUFFIX ... J OR N PACKAGE M SUFFIX ... J PACKAGE (TOP VIEW)



TIBPAL16L8'
C SUFFIX ... FN PACKAGE
M SUFFIX ... FK PACKAGE
(TOP VIEW)



Pin assignments in operating mode

### description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT- $X^{TM}$  circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom-functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

All of the register outputs are set to a low level during power-up. Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL16' C series is characterized for operation from 0 °C to 75 °C. The TIBPAL16' M series is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ .


IMPACT-X<sup>TM</sup> is a trademark of Texas Instruments Incorporated.

PAL® is a registered trademark of Monolithic Memories, Inc.


† Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.




# TIBPAL16R4' C SUFFIX ... J OR N PACKAGE M SUFFIX ... J PACKAGE (TOP VIEW)



TIBPAL16R6'
C SUFFIX ... J OR N PACKAGE
M SUFFIX ... J PACKAGE
(TOP VIEW)




TIBPAL16R8'
C SUFFIX ... J OR N PACKAGE
M SUFFIX ... J PACKAGE
(TOP VIEW)




Pin assignments in operating mode


TIBPAL16R4'
C SUFFIX ... FN PACKAGE
M SUFFIX ... FK PACKAGE
(TOP VIEW)



TIBPAL16R6'
C SUFFIX ... FN PACKAGE
M SUFFIX ... FK PACKAGE
(TOP VIEW)




TIBPAL16R8' C SUFFIX ... FN PACKAGE M SUFFIX ... FK PACKAGE (TOP VIEW)




# TIBPAL16L8-10C, TIBPAL16L8-12M, TIBPAL16R4-10M, TIBPAL16R4-12M HIGH-PERFORMANCE $\mathit{IMPACT-X^{TM}}$ $\mathit{PAL}^{\otimes}$ CIRCUITS

functional block diagrams (positive logic)





'PAL16R4




~ denotes fused inputs




# functional block diagrams (positive logic)

### 'PAL16R6




'PAL16R8




→ denotes fused inputs





















# TIBPAL16L8-12M, TIBPAL16R4-12M, TIBPAL16R6-12M, TIBPAL16R8-12M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise n	oted)
Supply voltage, V <sub>CC</sub> (see Note 1) Input voltage (see Note 1) Voltage applied to a disabled output (see Note 1) Operating free-air temperature range Storage temperature range -65°C	7 V 5.5 V 5.5 V to 125°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

### recommended operating conditions

	PARAMETER				NOM	MAX	UNIT
1/	Supply voltage			4.5	5	5.5	V
VCC				2		5.5	V
VIH	High-level input voltage (see Note 2)					0.8	V
VIL	Low-level input voltage (see Note 2)					- 2	mA
ЮН	High-level output current					12	
lOL	Low-level output current						mA
fclock	Clock frequency			0		56	MHz
CIOCK		High		9			ns
t <sub>w</sub>	Pulse duration, clock (see Note 2)	Low		9			
-	Setup time, input or feedback before CLK1			11			ns
t <sub>su</sub>	Hold time, input or feedback after CLK↑			0			ns
th				- 55	25	125	°C
TA	Operating free-air temperature						

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

# electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	$I_1 = -18 \text{ mA}$			-0.8	- 1.5	V
VOH	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -2 mA		2.4	3.2		V
	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA			0.3	0.5	٧
V <sub>OL</sub> Iozн <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.4 V				100	μΑ
	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.4 V				- 100	μΑ
lozL <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 5.5 V				0.2	mA
11	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.4 V				25	μΑ
¹IH <sup>‡</sup>		V <sub>I</sub> = 0.4 V			-0.08	-0.25	mA
IIL <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V		- 30	- 70	- 250	mA
los§	$V_{CC} = 5 V$	$V_1 = 0$ ,	Outputs open		140	220	mA
<sup>1</sup> cc	$V_{CC} = 5.5 \text{ V},$	V <sub>1</sub> = 0,			5		pF
C <sub>in</sub>	f = 1 MHz,			-	6		pF
C <sub>out</sub>	f = 1 MHz,	V <sub>O</sub> = 2 V			7.5		pF
C <sub>i/o</sub>	f = 1 MHz,	V <sub>i/o</sub> = 2 V			6		pF
CCLK	f = 1 MHz,	V <sub>CLK</sub> = 2 V					

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



 $<sup>^{\</sup>ddagger}$  I/O leakage is the worst case of IOZL and I<sub>IL</sub> or I<sub>OZH</sub> and I<sub>IH</sub>, respectively.

 $<sup>\</sup>S$  Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test equipment ground degradation.

# TIBPAL16L8-12M, TIBPAL16R4-12M, TIBPAL16R6-12M, TIBPAL16R8-12M HIGH-PERFORMANCE $IMPACT-X^{TM}$ $PAL^{\circledast}$ CIRCUITS

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
f <sub>max</sub> ‡	With Feedback			48	80		MHz
max	Without Feedback			56	85		
<sup>t</sup> pd	1, 1/0	0, 1/0	R1 = 390 $\Omega$ , R <sub>2</sub> = 750 $\Omega$ , See Figure 1	3	7	12	ns
<sup>t</sup> pd	CLK†	Q		2	5	10	ns
t <sub>en</sub>	OE↓	Q		1		10	
<sup>t</sup> dis	OE†	Q		1			ns
ten	1, 1/0	0, 1/0			4	10	ns
t <sub>dis</sub>	1, 1/0	0, 1/0		3	8	14	ns
		5, ., 5		] 2	8	12	ns

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.



 $<sup>{}^{\</sup>ddagger}f_{\text{max}} \text{ (with feedback)} = \frac{1}{t_{\text{su}} + t_{\text{pd}} \text{ (CLK to } \underline{0})}, f_{\text{max}} \text{ (without feedback)} = \frac{1}{t_{\text{W}} \text{ high } + t_{\text{W}} \text{ low}}$ 

# TIBPAL16L8-10C, TIBPAL16R4-10C, TIBPAL16R6-10C, TIBPAL16R8-10C HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)							
Supply voltage, VCC (see Note 1)       7         Input voltage (see Note 1)       5.5         Voltage applied to a disabled output (see Note 1)       5.5         Operating free-air temperature range       0 °C to 75°         Storage temperature range       -65 °C to 150°	v V C						

NOTE 1: These ratings apply except for programming pins during a programming cycle.

### recommended operating conditions

	PARAMETER				NOM	MAX	UNIT
1/	Supply voltage			4.75	5	5.25	V
Vcc	High-level input voltage (see Note 2)			2		5.5	V
VIH	Low-level input voltage (see Note 2)					0.8	٧
VIL	High-level output current					-3.2	mA
ЮН	Low-level output current					24	mA
lOL				0		62.5	MHz
fclock	Clock frequency	High		8			
tw	Pulse duration, clock (see Note 2)	Low		8			ns
t <sub>su</sub>	Setup time, input or feedback before CLK1			10			ns
t <sub>h</sub>	Hold time, input or feedback after CLK↑			0			ns
TA	Operating free-air temperature			0	25	75	°C .

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

# electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V},$	$I_{\parallel} = -18 \text{ mA}$			-0.8	- 1.5	V
VOH	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -3.2 \text{ mA}$		2.4	3.2		V
VOL	$V_{CC} = 4.75 \text{ V},$	I <sub>OL</sub> = 24 mA			0.3	0.5	V
lozh‡	$V_{CC} = 5.25 \text{ V},$	V <sub>O</sub> = 2.4 V				100	μΑ
lozh	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.4 V				- 100	μΑ
	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 5.5 V				0.2	mA
I <sub>IH</sub> ‡	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.4 V				25	μΑ
	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 0.4 V		-	- 0.08	-0.25	mA
IIL‡		V <sub>O</sub> = 0		-30	- 70	- 130	mA
los§	V <sub>CC</sub> = 5 V,	V <sub>I</sub> = 0,	Outputs open		140	180	mA
<sup>I</sup> CC	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 0,	Outpute opti-		5		pF
· C <sub>in</sub>	f = 1 MHz,				6		pF
Cout	f = 1 MHz,	$V_0 = 2 V$					
C <sub>i/o</sub>	f = 1 MHz,	$V_{i/o} = 2 V$			7.5		pF
C <sub>CLK</sub>	f = 1 MHz,	V <sub>CLK</sub> = 2 V			6		pF



 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.  $^{\sharp}$  I/O leakage is the worst case of IOZL and I<sub>IL</sub> or I<sub>OZH</sub> and I<sub>IH</sub>, respectively.

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

# TIBPAL16L8-10C, TIBPAL16R4-10C, TIBPAL16R6-10C, TIBPAL16R8-10C HIGH-PERFORMANCE $IMPACT-X^{TM}$ $PAL^{\circledR}$ CIRCUITS

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
f <sub>max</sub> ‡	With Feedback Without Feedback			55.5	80		-
'max '				62.5	85		MHz
<sup>t</sup> pd	I, I/O	0, 1/0		3	7	10	ns
<sup>t</sup> pd	CLKf	Q	R1 = 200 $\Omega$ , R2 = 390 $\Omega$ , See Figure 1	2	5	8	ns
t <sub>en</sub>	OE↓	Q		1		10	ns
<sup>t</sup> dis	OEt	Q		1	4	10	ns
t <sub>en</sub>	I, I/O	0, 1/0		3	8	10	ns
<sup>t</sup> dis	1, 1/0	0, 1/0		3	8	10	ns

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

### programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.



 $<sup>^{\</sup>ddagger} f_{max} \text{ (with feedback)} = \frac{1}{t_{SU} + t_{pd} \text{ (CLK to Q)}}, f_{max} \text{ (without feedback)} = \frac{1}{t_{W} \text{ high } + t_{W} \text{ low}}$ 


# TIBPAL16L8-10C, TIBPAL16R4-10C, TIBPAL16R6-10C, TIBPAL16R8-10C TIBPAL16L8-12M, TIBPAL16R4-12M, TIBPAL16R6-12M, TIBPAL16R8-12M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL® CIRCUITS

# preload procedure for registered outputs (see Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With  $V_{CC}$  at 5 volts and Pin 1 at  $V_{IL}$ , raise Pin 11 to  $V_{IHH}$ .
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 11 to V<sub>IL</sub>. Preload can be verified by observing the voltage level at the output pin.


### preload waveforms (see Note 3)



NOTE 3:  $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns.}$   $V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$ 



### PARAMETER MEASUREMENT INFORMATION



### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: For M suffix, use the voltage levels indicated in parentheses (), PRR ≤ 10 MHz, t, and t<sub>f</sub> ≤ 2 ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in brackets [], PRR ≤ 1 MHz, t, = t<sub>f</sub> = 2 ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be fused for testing.

### FIGURE 1



# TIBPAL16R4-10C, TIBPAL16R6-10C, TIBPAL16R8-10C HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL® CIRCUITS

# metastable characteristics for TIBPAL16R4-10C, TIBPAL16R6-10C, and TIBPAL16R8-10C

At some point in every system designer's career, he or she is faced with the problem of synchronizing two digital signals operating at two different frequencies. This problem is typically overcome by synchronizing one of the signals to the local clock through use of a flip-flop. However, this solution presents an awkward dilemna since the setup and hold time specifications associated with the flip-flop are sure to be violated. The metastable characteristics of the flip-flop can influence overall system reliability.

Whenever the setup and hold times of a flip-flop are violated, its output response becomes uncertain and is said to be in the metastable state if the output hangs up in the region between V<sub>IL</sub> and V<sub>IH</sub>. This metastable condition lasts until the flip-flop falls into one of its two stable states, which takes longer than the specified maximum propagation delay time (CLK to Q max).

From a system engineering standpoint, a designer cannot use the specified data sheet maximum for propagation delay time when using the flip-flop as a data synchronizer — how long to wait after the specified data sheet maximum must be known before using the data in order to guarantee reliable system operation.

The circuit shown in Figure 2 can be used to evaluate MTBF (Mean Time Between Failure) and  $\Delta t$  for a selected flip-flop. Whenever the Q output of the DUT is between 0.8 V and 2 V, the comparators are in opposite states. When the Q output of the DUT is higher than 2 V or lower than 0.8 V, the comparators are at the same logic level. The outputs of the two comparators are sampled a selected time ( $\Delta t$ ) after SCLK. The exclusive OR gate detects the occurrence of a failure and increments the failure counter.




FIGURE 2. METASTABLE EVALUATION TEST CIRCUIT

In order to maximize the possibility of forcing the DUT into a metastable state, the input data signal is applied so that it always violates the setup and hold time. This condition is illustrated in the timing diagram in Figure 3. Any other relationship of SCLK to data will provide less chance for the device to enter into the metastable state.




FIGURE 3. TIMING DIAGRAM



By using the described test circuit, MTBF can be determined for several different values of  $\Delta t$  (see Figure 2). Plotting this information on semilog paper demonstrates the metastable characteristics of the selected flip-flop. Figure 4 shows the results for the TIBPAL16'-10 operating at 1 MHz.




FIGURE 4. METASTABLE CHARACTERISTICS

From the data taken in the above experiment, an equation can be derived for the metastable characteristics at other clock frequencies.

The metastable equation:  $\frac{1}{\text{MTBF}} = f_{\text{SCLK}} \times f_{\text{data}} \times \text{C1 e (-C2} \times \Delta t)$ 

The constants C1 and C2 describe the metastable characteristics of the device. From the experimental data, these constants can be solved for:  $C1 = 9.15 \times 10^{-7}$  and C2 = 0.959

Therefore

$$\frac{1}{\text{MTBF}} = \text{fSCLK} \times \text{f}_{\text{data}} \times 9.159 \times 10^{-7} \text{ e}^{(-0.959 \times \Delta t)}$$

### definition of variables

DUT (Device Under Test): The DUT is a 10-ns registered PAL programmed with the equation Q := D.

MTBF (Mean Time Between Failures): The average time (s) between metastable occurrences that cause a violation of the device specifications.

fSCLK (system clock frequency): Actual clock frequency for the DUT.

f<sub>data</sub> (data frequency): Actual data frequency for a specified input to the DUT.

C1: Calculated constant that defines the magnitude of the curve.

C2: Calculated constant that defines the slope of the curve.

trec (metastability recovery time): Minimum time required to guarantee recovery from metastability, at a given MTBF failure rate.  $t_{rec} = \Delta t - t_{pd}$  (CLK to Q, max)


Δt: The time difference (ns) from when the synchronizing flip-flop is clocked to when its output is sampled.


The test described above has shown the metastable characteristics of the TIBPAL16R4/R6/R8-10 series. For additional information on metastable characteristics of Texas Instruments logic circuits, please refer to TI Applications publication #SDAA004, "Metastable Characteristics, Design Considerations for ALS, AS, and LS Circuits.'



# TIBPAL16L8-10C, TIBPAL16R4-10C, TIBPAL16R6-10C, TIBPAL16R8-10C HIGH-PERFORMANCE $IMPACT-X^{TM}$ $PAL^{\circledcirc}$ CIRCUITS

# TYPICAL CHARACTERISTICS





### PROPAGATION DELAY TIME






FIGURE 7

### TYPICAL CHARACTERISTICS







### TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M TIBPAL16L8-12C TIBPAL16R4-12C TIBPAL16R6-12C TIBPAL16R8-12C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

D3338, JANUARY 1986-REVISED AUGUST 1989

 High-Performance Operation Propagation Delay

M Suffix . . . 15 ns Max C Suffix . . . 12 ns Max

- Functionally Equivalent, but Faster than PAL16L8B, PAL16R4B, PAL16R6B, and PAL16R8B
- Power-Up Clear on Registered Devices
   (All Registered Outputs are Set High but
   Voltage Levels at the Output Pins Go Low)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

DEVICE	DEVICE INPUTS		REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	О	4 (3-state)	4
PAL16R6	8	0	6 (3-state)	2
DAL 1688	8	0	8 (3-state)	0

### description


These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky¹ technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of "custom" functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The TIBPAL16' M series is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 °C. The TIBPAL16' C series is characterized for operation from 0 °C to 75 °C.

TIBPAL16L8'

M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)

GND ∏10



Pin assignments in operating mode

IMPACT is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories, Inc. Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.



13 1/0

12 1/0


11 OE

#### TIBPAL16R4 M SUFFIX ... J OR W PACKAGE C SUFFIX. . . J OR N PACKAGE (TOP VIEW) CLK []1 U20 Vcc 1 2 19 1/0 18 1/0 1 🛮 3 17 🛮 a 16 Q 15 Q 14 🛮 Q 18


TIBPAL16R6 M SUFFIX . . . J OR W PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)

1 ∏9

GND 10




TIBPAL16R8 M SUFFIX . . . J OR W PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)




Pin assignments in operating mode


TIBPAL16R4' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



TIBPAL16R6 M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




TIBPAL16R8' M SUFFIX . . . FK PACKAGE C SUFFIX. . . FN PACKAGE (TOP VIEW)




# TIBPAL16L8-15M, TIBPAL16L8-12C, TIBPAL16R4-15M, TIBPAL16R4-12C HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

### functional block diagrams (positive logic)

'PAL16L8



'PAL16R4




→ denotes fused inputs




### functional block diagrams (positive logic)

#### 'PAL16R6




'PAL16R8




∼denotes fused inputs





















### TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	V
Supply Voltage, VCC (see Note 17	V
Input voltage (see Note 1)	· v
With a smalled to a disabled output (see Note 1)	, ,
- 55 C to 125	·
Operating free-all temperature range	°C
Operating free-air temperature range ————————————————————————————————————	

NOTE 1: These ratings apply except for programming pins during a programming cycle.

### recommended operating conditions (see Note 2)

	PARAMETER		MIN	NOM	MAX	UNIT
			4.5	5	5.5	V
Vcc	Supply voltage		2		5.5	V -
$V_{IH}$	High-level input voltage	,			0.8	V
VIL	Low-level input voltage				-2	mA
ГОН	High-level output current				12	
IOL	Low-level output current					mA
fclock	Clock frequency		0		50	MHz
CIOCK		High	9			ns
tw	Pulse duration, clock (see Note 2)	Low	10			110
	Setup time, input or feedback before CLK↑		15			ns
t <sub>su</sub>			0			ns
th	Hold time, input or feedback after CLK↑		- 55		125	°C
TA	Operating free-air temperature		- 55		,,,,	

NOTE 2: The total clock period of CLK high and CLK low must not exceed clock frequency, fclock. Minimum pulse durations specified are only for CLK high or CLK low, but not for both simultaneously.

## electrical characteristics over recommended operating free-air temperature range

AMETER		TEST C	ONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
MINICICI	Voc = 45 V	lı = -18 mA					- 1.5	V
					2.4	3.3		. V
						0.35	0.5	٧
	VCC = 4.5 V,	10L - 12111A					20	
Outputs	$V_{CC} = 5.5  V_{c}$	$V_0 = 2.7 \text{ V}$					100	μΑ
I/O ports								
Outputs	Voc - 55 V	$V_{\Omega} = 0.4 \text{ V}$		ŀ				μΑ
I/O ports	VCC = 3.5 V,			- In: 4 44				
		V - E E V						
	VCC = 5.5 V,	V  = 5.5 V		All others				<u> </u>
				Pin 1, 11				l
	Vac = 55 V	$V_1 = 2.7 \text{ V}$		I/O ports			100	μΑ
	VCC = 3.5 V,	*1 =17 *		All others			20	L
				I/O ports			-0.25	mA
	$V_{CC} = 5.5 V,$	$V_I = 0.4 V$		All others			-0.2	IIIA
	V00 = 55 V	$V_0 = 0.5 \text{ V}$			- 30		- 250	mA
			Outputs open			170	220	mA
	Outputs	V <sub>CC</sub> = 4.5 V,   V <sub>CC</sub> = 4.5 V,   V <sub>CC</sub> = 4.5 V,   V <sub>CC</sub> = 5.5 V,	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	AMETER   VCC = 4.5 V,	AMETER	AMETER   VCC = 4.5 V,

 $<sup>^{\</sup>dagger}AII$  typical values are at VCC = 5 V, TA = 25 °C.



<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. Set Vo at 0.5 V to avoid test equipment degradation.

# TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M HIGH-PERFORMANCE $\mathit{IMPACT}^{\,\,\mathrm{TM}\,\,}$ PAL® CIRCUITS

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
f <sub>max</sub> ‡				50		WAA	MHz
t <sub>pd</sub> ‡	I, I/O	0, 1/0			8	15	ns
t <sub>pd</sub>	CLK†	Q	$R1 = 390 \Omega$		<del></del>	12	
t <sub>en</sub>	OE↓	Q	$R2 = 750 \Omega$	<b> </b>		12	ns
<sup>t</sup> dis	OE↑	Q	See Figure 1	<u> </u>			ns
t <sub>en</sub>	1, 1/0	0, 1/0	July 1 iguilo 1			12	ns
t <sub>dis</sub>	I, I/O	0, 1/0			- 8	15	ns

 $<sup>^{\</sup>dagger}AII$  typical values are at VCC = 5 V, TA 25 °C.



<sup>\*</sup>Maximum operating frequency and propagation delay are specified for the basic building block. When using feedback, limits must be calculated accordingly.

# TIBPAL16L8-12C, TIBPAL16R4-12C, TIBPAL16R6-12C, TIBPAL16R8-12C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless other	wise noted)
Supply voltage, VCC (see Note 1)	

NOTE 1: These ratings apply except for programming pins during a programming cycle.

## recommended operating conditions (see Note 2)

	PARAMETER		MIN	NOM	MAX	UNIT
			4.75	5	5.25	V
Vcc	Supply voltage		2		5.5	V
VIH.	High-level input voltage				0.8	V
VIL	VII Low-level input voltage				-3.2	
IOH	High-level output current					mA
	Low-level output current				24	mA
loL			0		62	MHz
fclock	Clock frequency	High	7			ns
tw	Pulse duration, clock (see Note 2)	Low	8			115
-	Setup time, input or feedback before CLK↑		10			ns
t <sub>su</sub>			0			ns
th	Hold time, input or feedback after CLK↑		0		75	°C
TA	Operating free-air temperature					

NOTE 2: The total clock period of CLK high and CLK low must not exceed clock frequency, fclock. Minimum pulse durations specified are only for CLK high or CLK low, but not for both simultaneously.

## electrical characteristics over recommended operating free-air temperature range

DAD	AMETER		TEST C	ONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
	ANIETEN	V <sub>CC</sub> = 4.75 V,	$I_1 = -18 \text{ mA}$					- 1.5	V
V <sub>IK</sub>		$V_{CC} = 4.75 \text{ V},$		1Δ		2.4	3.3		V
Vон							0.35	0.5	V
VOL		$V_{CC} = 4.75 \text{ V},$	$I_{CC} = 4.75 \text{ V},  I_{OL} = 24 \text{ mA}$					20	
lozh	Outputs	$V_{CC} = 5.25 \text{ V},$	$V_0 = 2.7 \text{ V}$					100	μΑ
'UZH	I/O ports							- 20	
	Outputs	Vac - 5 25 V	$V_0 = 0.4 \text{ V}$	V <sub>O</sub> = 0.4 V				- 250	μΑ
OZL	I/O ports	VCC = 0.20 17						0.1	
		5.05.1/	V E E V	V EEV					mA
ΙĮ		VCC = 5.25  V,	$V_{CC} = 5.25 \text{ V},  V_{I} = 5.5 \text{ V}$	All others			0.1		
					Pin 1, 11			20	μΑ
ΊН		$V_{CC} = 5.25 \text{ V},$	$V_1 = 2.7 V$		All others			20	μης
		V <sub>CC</sub> = 5.25 V,	V. = 0.4 V		1			-0.2	mA
IIL						- 30		- 125	mA
lo <sup>‡</sup>		$V_{CC} = 5.25 \text{ V},$		Outrute enen			170	200	mA
lcc		$V_{CC} = 5.25 V,$	$V_{\parallel} = 0$ ,	Outputs open		L			L

 $<sup>^{\</sup>dagger}\text{All typical values are at V}_{CC}~=~5$  V,  $\text{T}_{A}~=~25\,^{o}\text{C}.$ 



<sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

# TIBPAL16L8-12C, TIBPAL16R4-12C, TIBPAL16R6-12C, TIBPAL16R8-12C HIGH-PERFORMANCE $\mathit{IMPACT}^{\,\,\text{TM}}$ $\mathit{PAL}^{\,\,\text{©}}$ CIRCUITS

# switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TVD		
f <sub>max</sub> ‡			TEST CONDITIONS		TYP <sup>†</sup>	MAX	UNIT
+	I, I/O	0.110		62			MHz
tpd+		0, 1/0			8	12	ns
<sup>t</sup> pd	CLK†	Q	$R1 = 500 \Omega$		7	10	ns
t <sub>en</sub>	OE↓	Q	$R2 = 500 \Omega$ .		0	10	
tdis	OE↑	Q	See Figure 1				ns
ten	I, I/O	0, 1/0	See Figure 1		7	10	ns
					. 8	12	ns
<sup>t</sup> dis	I, I/O	0, 1/0			8	12	ns

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

### programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 995-5666.




<sup>\*</sup>Maximum operating frequency and propagation delay are specified for the basic building block. When using feedback, limits must be calculated accordingly.

### TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M TIBPAL16L8-12C, TIBPAL16R4-12C, TIBPAL16R6-12C, TIBPAL16R8-12C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR THREE-STATE OUTPUTS



# VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

# VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: For M suffix, use voltage levels indicated in parentheses ( ), PRR  $\leq$  10 MHz,  $t_f$  and  $t_f \leq$  2 ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in brackets [ ], PRR  $\leq$  1 MHz,  $t_f$  =  $t_f$  = 2 ns, duty cycle = 50%.
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
  - E. Equivalent loads may be used for testing.

FIGURE 1



### TIBPAL16L8-20M, TIBPAL16R4-20M, TIBPAL16R6-20M, TIBPAL16R8-20M TIBPAL16L8-15C, TIBPAL16R4-15C, TIBPAL16R6-15C, TIBPAL16R8-15C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

D3340, FEBRUARY 1984-REVISED AUGUST 1989

- High-Performance Operation Propagation Delay
   M Suffix . . . 20 ns Max
   C Suffix . . . 15 ns Max
- Functionally Equivalent, but Faster than PAL16L8A, PAL16R4A, PAL16R6A, and PAL16R8A
- Power-Up Clear on Registered Devices (All Registered Outputs are Set High but Voltage Levels at the Output Pins Go Low)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

DEVICE	INPUTS	3-STATE 0 OUTPUTS	3-STATE REGISTERED OUTPUTS	
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state)	4
PAL16R6	8	0	6 (3-state)	2
PAL16R8	8	0	8 (3-state)	0

#### description

These programmable array logic devices feature high speed and a choice of either standard or half-power devices. They combine Advanced Low-Power Schottky<sup>†</sup> technology with proven titanium-tungsten fuses. These devices will provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of "custom" functions and typically result in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.


The PAL16' M series is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The PAL16' C series is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

TIBPAL 16L8'
M SUFFIX ... J OR W PACKAGE
C SUFFIX ... J OR N PACKAGE
(TOP VIEW)

I 1 20 VCC
I 19 0




TIBPAL16L8'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)



PAL is a registered trademark of Monolithic Memories Inc.



<sup>†</sup>Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975. IMPACT is a trademark of Texas Instruments Incorporated.





1 6

1 🛭 7

hв

9 10 11 12 13

S B a a

16Па

15 🛮 Q

14 da

1П6

1 🛮 7

1 9

GND 10

15 Q

14 🗌 Q


13 🗖 Q

12 🗖 🖸


11 OE

# TIBPAL16L8-20M, TIBPAL16L8-15C, TIBPAL16R4-20M, TIBPAL16R4-15C HIGH-PERFORMANCE $\textit{IMPACT}^{\,\,\,\,\,\,\,\,}$ PAL® CIRCUITS

### functional block diagrams (positive logic)



'PAL16R4




~ denotes fused inputs




## functional block diagrams (positive logic)

#### 'PAL16R6




'PAL16R8




∼ denotes fused inputs





















# TIBPAL16L8-20M, TIBPAL16R4-20M, TIBPAL16R6-20M, TIBPAL16R8-20M HIGH-PERFORMANCE $\mathit{IMPACT}^{\,\,\mathrm{TM}\,\,}$ PAL® CIRCUITS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Supply voltage, VCC (see Note 1)
Voltage applied to a disabled output (see Note 1)
Operating free-air temperature range
Operating free-air temperature range ————————————————————————————————————

NOTE 1: These ratings apply except for programming pins during a programming cycle.

### recommended operating conditions

	PARAMETER		MIN	NOM	MAX	UNIT
			4.5	5	5.5	V
Vcc	Supply voltage		2		5.5	V
VIH	High-level input voltage				0.8	V
VIL	Low-level input voltage				- 2	mA
ЮН	High-level output current					
lOL	Low-level output current				12	mA
	Clock frequency		0		41.6	MHz
†clock_	Clock frequency	High	10			ns
tw	Pulse duration, clock (see Note 2)	Low	11			115
-	Setup time, input or feedback before CLK↑		20		,,	ns
t <sub>su</sub>			0			ns
th	Hold time, input or feedback after CLK↑		- 55		125	°C.
TA	Operating free-air temperature					

NOTE: 2. The total clock period of CLK high and CLK low must not exceed clock frequency, f<sub>clock</sub>. Minimum pulse durations specified are only for CLK high or CLK low, but not for both simultaneously.



# TIBPAL16L8-20M, TIBPAL16R4-20M, TIBPAL16R6-20M, TIBPAL16R8-20M HIGH-PERFORMANCE $\textit{IMPACT} \ ^{\text{TM}} \ \textit{PAL}^{\odot}$ CIRCUITS

## electrical characteristics over recommended operating free-air temperature range

	RAMETER		TEST	CONDITIONS		MIN	TYP	MAX	UNIT	
VIK		$V_{CC} = 4.5 V$ ,	I <sub>I</sub> = -18 m/	Α .				- 1.5	V	
Voн		$V_{CC} = 4.5 V$ ,	I <sub>OH</sub> = -2 m	nA		2.4	3.2	1.5	V	
$v_{OL}$		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 m/	Α			0.25	0.4	V	
10711	Outputs						0.23	20		
lozh	I/O ports	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 V$						μΑ	
	Outputs							100		
lozL	I/O ports	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.4 V$					- 20	μΑ	
t.					Pin 1, 11			- 250		
lt.		$V_{CC} = 5.5 V$ ,	$V_1 = 5.5 V$					0.2	mA	
					All others			0.1		
L					Pin 1, 11		_	50		
ΉΗ		$V_{CC} = 5.5 \text{ V},  V_{I} = 2.7 \text{ V}$ I/O port	I/O ports			100	μΑ			
					All others			20		
I <sub>I</sub> L		$V_{CC} = 5.5 V$ ,	$V_1 = 0.4 \text{ V}$	V <sub>I</sub> = 0.4 V		V <sub>I</sub> = 0.4 V			-0.25	
			•		All others			-0.2	mA	
los‡		$V_{CC} = 5.5 \text{ V},$				- 30		- 250	mA	
lcc		$V_{CC} = 5.5 V,$	$V_{I} = 0$ ,	Outputs open			140	190	mA	

### switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
f <sub>max</sub>				41.6		WAX	MHz
<sup>t</sup> pd	1, 1/0	0, 1/0			10	20	
<sup>t</sup> pd	CLK↑	Q	R1 = 390 $\Omega$ , R2 = 750 $\Omega$ , See Figure 1		- 10	15	ns
t <sub>en</sub>	OET	Q				15	ns
tdis	OE↑	Q		-			ns
t <sub>en</sub>	1, 1/0	0, 1/0			/	15	ns
t <sub>dis</sub>	1, 1/0	0, 1/0			10	20	ns
uis I	1,1,0	0,1/0		1	10	20	ns

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Set VO at 0.5 V to avoid test equipment degradation.

# TIBPAL16L8-15C, TIBPAL16R4-15C, TIBPAL16R6-15C, TIBPAL16R8-15C HIGH-PERFORMANCE $\mathit{IMPACT}^{\,\,\mathrm{TM}\,\,}$ PAL® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless other	wise noted)
Supply voltage, VCC (see Note 1)	

NOTE 1: These ratings apply except for programming pins during a programming cycle.

### recommended operating conditions

	PARAMETER		MIN	NOM	MAX	UNIT
			4.75	5	5.25	٧
Vcc	Supply voltage		2		5.5	V
VIH	High-level input voltage				0.8	V
VIL	Low-level input voltage				-3.2	mA
ЮН	High-level output current				24	mA
IOL	Low-level output current					
	Clock frequency		0		50	MHz
fclock	Clock frequency	High	8			ns
tw	Pulse duration, clock (see Note 2)	Low	9			113
	Setup time, input or feedback before ÇLK↑		15			ns
t <sub>su</sub>			0			ns
th	Hold time, input or feedback after CLK↑		0		75	°C
TA	Operating free-air temperature				,,,	

NOTE 2: The total clock period of CLK high and CLK low must not exceed clock frequency, f<sub>clock</sub>. Minimum pulse durations specified are only for CLK high or CLK low, but not for both simultaneously.



### TIBPAL16L8-15C, TIBPAL16R4-15C, TIBPAL16R6-15C, TIBPAL16R8-15C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

## electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$		$V_{CC} = 4.75 \text{ V},  I_{\parallel} = -18 \text{ mA}$		MIN		- 1.5	V
Voн		$V_{CC} = 4.75 \text{ V},  I_{OH} = -3.2 \text{ mA}$		2.4	3.3	- 1.5	
VOL		$V_{CC} = 4.75 \text{ V},  I_{OL} = 24 \text{ mA}$		2.4	0.35	0.5	V
102	Outputs				0.35	0.5	·V
lozh	I/O ports	$V_{CC} = 5.25 \text{ V},  V_{O} = 2.7 \text{ V}$				20	μΑ
	Outputs					100	, ·
lozL	I/O ports	$V_{CC} = 5.25 \text{ V},  V_{O} = 0.4 \text{ V}$			- 20	μΑ	
						-250	μΑ
lj.		$V_{CC} = 5.25 \text{ V},  V_{I} = 5.5 \text{ V}$	Pin 1, 11			0.1	
			All others			0.1	mA
ΊН		$V_{CC} = 5.25 \text{ V},  V_{I} = 2.7 \text{ V}$	Pin 1, 11			20	
			All others			20	μΑ
IIL T		$V_{CC} = 5.25 \text{ V},  V_{I} = 0.4 \text{ V}$				-0.2	mA
10‡		$V_{CC} = 5.25 \text{ V},  V_{O} = 2.25 \text{ V}$		- 30		- 125	<u> </u>
$V_{CC} = 5.25 \text{ V},  V_{I} = 0,  \text{Outputs open}$				- 50	140		mA
					140	180	mA

### switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>		
f <sub>max</sub>			. zer combilions		TYP	MAX	UNIT
t <sub>pd</sub>	i, i/O	0, 1/0		50			MHz
		0, 1/0	R1 = 500 Ω, R2 = 500 Ω, See Figure 1		10	15	ns
<sup>t</sup> pd	CLK↑	Q			8	12	ns
t <sub>en</sub>	OE↓	Q			Ω	12	
<sup>t</sup> dis	OE↑	Q					ns
t <sub>en</sub>	1, 1/0	0, 1/0				10	ns
tdis	1, 1/0				10	15	ns
ruis	1, 1/0	0, 1/0			10	15	ns

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 °C.

### programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 995-5666.




<sup>&</sup>lt;sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

### TIBPAL16L8-20M, TIBPAL16R4-20M, TIBPAL16R6-20M, TIBPAL16R8-20M TIBPAL16L8-15C, TIBPAL16R4-15C, TIBPAL16R6-15C, TIBPAL16R8-15C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS


### PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR THREE-STATE OUTPUTS




SETUP AND HOLD TIMES



**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES



#### **VOLTAGE WAVEFORMS PULSE DURATIONS**



#### VOLTAGE WAVEFORMS **ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS**

NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: For M suffix, use voltage levels indicated in parentheses (), PRR  $\leq$  10 MHz,  $t_f$  and  $t_f \leq$  2 ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in brackets [],  $\mbox{PRR} \, \leq \, 1 \, \, \mbox{MHz}, \, t_{\mbox{\scriptsize f}} \, = \, t_{\mbox{\scriptsize f}} \, = \, 2 \, \, \mbox{ns, duty cycle} \, = \, 50 \% \, . \label{eq:prediction}$
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.

FIGURE 1



### TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

D3337, FEBRUARY 1984-REVISED AUGUST 1989

**High-Performance Operation Propagation Delay** 

M Suffix . . . 30 ns Max C Suffix . . . 25 ns Max

- Functionally Equivalent, but Faster than PAL16L8A, PAL16R4A, PAL16R6A, and PAL16R8A
- Power-Up Clear on Registered Devices (All Registered Outputs are Set High but Voltage Levels at the Output Pins Go Low)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

DEVICE	INPUTS	. • •	REGISTERED Q OUTPUTS	I/O PORTS	
PAL16L8	10	2	0	6	
PAL16R4	8	О	4 (3-state)	4	
PAL16R6	8	0	6 (3-state)	2	
PAL16R8	8	0	8 (3-state)	0	

#### description

These programmable array logic devices feature high speed and a choice of either standard or half-power devices. They combine Advanced Low-Power Schottky<sup>†</sup> technology with proven titanium-tungsten fuses. These devices will provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of "custom" functions and typically result in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.


The PAL16' M series is characterized for operation over the full military temperature range of -55°C to 125°C. The PAL16' C series is characterized for operation from 0 °C to 70 °C.

TIBPAL16L8' M SUFFIX . . . J OR W PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW) U20□ VCC 19 0 □ 2 18 1/0 17 1/0 16 1/0 15 1/0 14 1/0 13 1/0 12 0

TIBPAL16L8' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)

GND [


11[] [




PAL is a registered trademark of Monolithic Memories Incorporated



<sup>†</sup>Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975. IMPACT is a trademark of Texas Instruments Incorporated.









TIBPAL16R8'
M SUFFIX . . . J OR W PACKAGE
C SUFFIX . . . J OR N PACKAGE
(TOP VIEW)




TIBPAL16R4'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)



TIBPAL16R6'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)




TIBPAL16R8'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)




# TIBPAL16L8-30M, TIBPAL16R4-30M TIBPAL16L8-25C, TIBPAL16R4-25C LOW-POWER HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

### functional block diagrams (positive logic)



'PAL16R4




~ denotes fused inputs




## functional block diagrams (positive logic)

#### 'PAL16R6




'PAL16R8




∼ denotes fused inputs



# TIBPAL16L8-30M, TIBPAL16L8-25C LOW-POWER HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS











### TIBPAL16R6-30M, TIBPAL16R6-25C LOW-POWER HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS









## TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	. / V
Input voltage (see Note 1)	5.5 V
Input voltage (see Note 1)	5 5 V
Voltage applied to a disabled output (see Note 1)	0.0
Operating free-air temperature range	25°C
Storage temperature range ————————————————————————————————————	50°C
Storage temperature range	

NOTE 1: These ratings apply except for programming pins during a programming cycle.

## recommended operating conditions

	PARAMETER  Supply voltage  High-level input voltage  Low-level input voltage  High-level output current  Low-level output current  Clock frequency  Pulse duration, clock (see Note 2)  Setup time, input or feedback before CLK↑  Hold time, input or feedback after CLK↑		MIN	NOM	MAX	UNIT
1/			4.5	5	5.5	V
VCC			2		5.5	V .
VIH					0.8	V
VIL					-2	mA
ІОН				<del></del>	12	mA
lOL	Low-level output current		0		25	MHz
fclock	Clock frequency				25	101112
	The state of the s	High	15			ns
tw	Pulse duration, clock (see Note 2)	Low	20			
t <sub>su</sub>	Setup time, input or feedback before CLK1		25			ns
			0			ns
t <sub>h</sub>	Operating free-air temperature		- 55		125	°C
'A	Operating meet an in-					

NOTE 2: The total clock period of CLK high and CLK low must not exceed clock frequency, f<sub>clock</sub>. Minimum pulse durations specified are only for CLK high or CLK low, but not for both simultaneously.



## TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE $\mathit{IMPACT} \ ^{\mathrm{TM}}\mathit{PAL}^{\odot}$ CIRCUITS

## electrical characteristics over recommended operating free-air temperature range

	RAMETER		TEST CONDITION	S	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	I <sub>I</sub> = -18 mA				- 1.5	V
Voн		$V_{CC} = 4.5 V$ ,	$I_{OH} = -2 \text{ mA}$		2.4	3.2	1.0	V
VOL		$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 12 mA			0.25	0.4	V
107	Outputs	V 55.V				0.23	20	- V
lozh	I/O ports	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 V$				100	μΑ
	Outputs							
OZL	I/O ports	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.4 V$				- 20	μΑ
		.:		Di- 1 11			- 250	
Ц		$V_{CC} = 5.5 V,$	$V_I = 5.5 V$	Pin 1, 11			0.2	mA
				All others			0.1	
Ιн				Pin 1, 11			50	
'IH		$V_{CC} = 5.5 V,$	$V_I = 2.7 V$	I/O ports			100	μΑ
				All others			20	
IIL		$V_{CC} = 5.5 V$ ,	$V_1 = 0.4 V$	I/O ports			-0.25	
			·	All others			-0.2	mA
los‡		$V_{CC} = 5.5 V,$	$V_0 = 0.5 V$		- 30		- 250	mA
lcc		$V_{CC} = 5.5 V$ ,	V <sub>1</sub> = 0,				-50	
		Outputs open				75	105	mΑ

## switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	
f <sub>max</sub>					TIP.	IVIAA	UNIT
t <sub>pd</sub>	I, I/O	0, 1/0	n.	25			MHz
t <sub>pd</sub>	CLK†	Q	$R1 = 390 \Omega,$		15	30	ns
t <sub>en</sub>	OE↓	Q	$R2 = 750 \Omega,$		10	20	ns
<sup>t</sup> dis	OE↑	Q	See Figure 1		15	25	ns
t <sub>en</sub>	I, I/O	0, 1/0	550 rigare 1	-	10	25	ns
<sup>t</sup> dis	1, 1/0	0, 1/0			14	30	ns

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 °C.



<sup>\*</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Set VO at 0.5 V to avoid test equipment degradation.

## TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	/ V
Input voltage (see Note 1)	5.5 V
Input voltage (see Note 1)	5 5 V
Voltage applied to a disabled output (see Note 1)	. J.J V
Operating free-air temperature range	C to 75°C
Storage temperature range	to 150°C
Storage temperature range	

NOTE 1: These ratings apply except for programming pins during a programming cycle.

## recommended operating conditions

	PARAMETER		MIN	NOM	MAX	UNIT
1	Supply voltage		4.75	5	5.25	٧
Vcc			2		5.5	٧
VIH					0.8	٧
VIL	Low-level input voltage				-3.2	mA
Іон	High-level output current		<del> </del>		24	mA
loL	Low-level output current		0		30	MHz
fclock	Clock frequency	T			30	IVITIZ
	D. J. Mate 2)	High	10			ns
tw	Pulse duration, clock (see Note 2)	Low	15			
t <sub>su</sub>	Setup time, input or feedback before CLK↑		20			ns ·
th	Hold time, input or feedback after CLK↑		0			ns
TA	Operating free-air temperature		0		70	°C
1 · A						

NOTE 2: The total clock period of CLK high and CLK low must not exceed clock frequency, f<sub>clock</sub>. Minimum pulse durations specified are only for CLK high or CLK low, but not for both simultaneously.



## TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT MPAL® CIRCUITS

## electrical characteristics over recommended operating free-air temperature range

	RAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
VIK		$V_{CC} = 4.75 \text{ V},$					-1.5	V
Voн			I <sub>OH</sub> = -3.2 mA		2.4	3.3		v
VOL		$V_{CC} = 4.75 \text{ V},$	I <sub>OL</sub> = 24 mA			0.35	0.5	v
lozн	Outputs	V <sub>CC</sub> = 5.25 V,	Va = 2.7.V				20	<b>-</b> -
	I/O ports	₹CC = 3.25 ₹,	VO = 2.7 V				100	μΑ
IOZL	Outputs	$V_{CC} = 5.25 V,$	V- 04W				- 20	
·OZL	I/O ports	VCC - 5.25 V,	VO = 0.4 V	İ			- 250	μΑ
l <sub>l</sub>		V <sub>CC</sub> = 5.25 V,	V <sub>1</sub> = 5.5.V	Pin 1, 11			0.1	
<u> </u>		*(C 0.20 V,	VI = 5.5 V	All others			0.1	mA
Ιн		V <sub>CC</sub> = 5.25 V,	$V_1 = 2.7 \text{ V}$	Pin 1, 11			20	
I				All others			20	μΑ
IIL t	· ·	$V_{CC} = 5.25 \text{ V},$					-0.2	mA
10 <sup>‡</sup>		$V_{CC} = 5.25 \text{ V},$			- 30		-125	mA
lcc		V <sub>CC</sub> = 5.25 V, Outputs open	V <sub>I</sub> = 0,			75	100	mA

## switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	
f <sub>max</sub>					IIF.	WAX	UNIT
tpd	I, I/O	0, 1/0		30			MHz
t <sub>pd</sub>	CLK↑	0	$R1 = 500 \Omega$		15	25	ns
t <sub>en</sub>	OE1	0	,		10	15	ns
tdis	OE↑	0	$R2 = 500 \Omega,$		15	20	ns
ten	1, 1/0	0, 1/0	See Figure 1		10	20	ns
tdis	1, 1/0				14	25	ns
dis	1, 1/0	0, 1/0		1	13	25	ns

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

#### programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 995-5666.




<sup>&</sup>lt;sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

## TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR THREE-STATE OUTPUTS



**VOLTAGE WAVEFORMS** ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: For M suffix, use voltage levels indicated in parentheses (), PRR  $\leq$  10 MHz,  $t_f = t_f \leq$  2 ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in brackets [],  $\label{eq:prediction} \text{PRR} \, \leq \, 1 \, \, \text{MHz, t}_{\text{f}} \, = \, t_{\text{f}} \, = \, 2 \, \, \text{ns, duty cycle} \, = \, 50 \% \, .$
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
  - E. Equivalent loads may be used for testing.

FIGURE 1



## TIBPAL20L8-5C, TIBPAL20R4-5C, TIBPAL20R6-5C, TIBPAL20R8-5C TIBPAL20L8-7M, TIBPAL20R4-7M, TIBPAL20R6-7M, TIBPAL20R8-7M HIGH-PERFORMANCE IMPACT-X<sup>TM</sup> PAL® CIRCUITS

D3353, OCTOBER 1989 — REVISED MARCH 1990

**High-Performance Operation:** 

fmax (no feedback)

TIBPAL20R'-5C Series . . . . 125 MHz TIBPAL20R'-7M Series . . . . 100 MHz

fmax (internal feedback)

TIBPAL20R'-5C Series . . . . 125 MHz TIBPAL20R'-7M Series .... 100 MHz

fmax (external feedback)

TIBPAL20R'-5C Series . . . . 115 MHz TIBPAL20R'-7M Series ..... 74 MHz

**Propagation Delay** 

TIBPAL20R'-5C Series . . . . 5 ns Max TIBPAL20R'-7M Series .... 7 ns Max

Functionally Equivalent, but Faster than, **Existing 20-Pin PALs** 

- **Preload Capability on Output Registers** Simplifies Testing
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- **Security Fuse Prevents Duplication**

DEVICE IINPUTS		3-STATE 0 OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PAL20L8	14	2	0	6
'PAL20R4	12	0	4 (3-state buffers)	4
'PAL20R6	12	0	6 (3-state buffers)	2
'PAL 20R8	12	0	8 (3-state buffers)	0


#### description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT-X<sup>TM</sup> circuits combine the latest Advanced Low-Power Schottky<sup>†</sup> technology with proven titanium-tungsten fuses to provide

TIBPAL20L8 C SUFFIX ... JT OR NT PACKAGE M SUFFIX ... JT PACKAGE (TOP VIEW)



TIBPAL20L8' C SUFFIX ... FN PACKAGE M SUFFIX ... FK PACKAGE (TOP VIEW)



NC - No internal connection Pin assignments in operating mode

reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board.

The TIBPAL20' Cseries is characterized from 0°C to 75°C. The TIBPAL20' M series is characterized for operation and the time of time of the time of the time of the time of time of time of the time of time of time of the time of tover the full military temperature range of -55 °C to 125 °C.

IMPACT-X<sup>TM</sup> is a trademark of Texas Instruments Incorporated. PAL® is a registered trademark of Monolithic Memories, Inc.


<sup>†</sup> Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.




# TIBPAL20R4' C SUFFIX ... JT OR NT PACKAGE M SUFFIX ... JT PACKAGE (TOP VIEW)



## TIBPAL20R6' C SUFFIX ... JT OR NT PACKAGE M SUFFIX ... JT PACKAGE




## TIBPAL20R8' C SUFFIX ... JT OR NT PACKAGE M SUFFIX ... JT PACKAGE




Pin assignments in operating mode


# TIBPAL20R4' C SUFFIX ... FN PACKAGE M SUFFIX ... FK PACKAGE (TOP VIEW)



# TIBPAL20R6' C SUFFIX ... FN PACKAGE M SUFFIX ... FK PACKAGE (TOP VIEW)



# TIBPAL20R8' C SUFFIX ... FN PACKAGE M SUFFIX ... FK PACKAGE (TOP VIEW)




NC - No internal connection




## functional block diagrams (positive logic)

TIBPAL20L8'




TIBPAL20R4'




~ denotes fused inputs

## functional block diagrams (positive logic)

#### TIBPAL20R6'




TIBPAL20R8





~ denotes fused inputs


















## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage (see Note 1)
Voltage applied to a disabled output (see Note 1)
Voltage applied to a disabled output (see Note 1)
Operating free-air temperature range
Storage temperature range

NOTE 1: These ratings apply except for programming pins during a programming cycle.

### recommended operating conditions

	PARAMETER	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	. V
VIH	High-level input voltage	2		5.5	V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-3.2	mA
IOL	Low-level output current			24	mA
TA	Operating free-air temperature	0	25	75	°C

## electrical characteristics over recommended operating free-air temperature range

	PARAMETER	1	EST CONDITIONS	MIN TYP <sup>†</sup> N	IAX UNIT
VIK		VCC = 4.75 V,	II = -18 mA	-0.8	1.5 V
VOH		VCC = 4.75 V,	IOH = -3.2 mA	2.4	/ V
VOL		VCC = 4.75 V,	IOL = 24 mA	0.3	0.5 V
	O outputs	V 5.05.V	Vo = 2.7 V		20 μΑ
IOZH	I/O ports	VCC = 5.25 V,	VO = 2.7 V		100
	O outputs	V 505 V	VO = 0.4 V		-20 μA
IOZL	I/O ports	VCC = 5.25 V,	VO = 0.4 V	_	100
H		VCC = 5.25 V,	VI = 5.5 V		0.1 mA
<del>''</del> ЧН*		VCC = 5.25 V,	VI = 2.7 V		25 μΑ
IIL*		VCC = 5.25 V,	VI = 0.4 V	-0	).25 mA
los§		VCC = 5.25 V,	VO = 0.5 V	-30 -70 -	130 mA
103		VCC = 5.25 V,	VI = 0,		210 mA
ICC		Outputs open,	OE at VIH		210 IIIA
Ci		f = 1 MHz,	VI = 2 V	5	pF
Co		f = 1 MHz,	VO = 2 V	6	pF

All typical values are at VCC = 5 V, TA =  $25 \,^{\circ}$ C.

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM		то	TEST CONDITIONS	MIN	MAX	UNIT
			FN package			5	ns
td			JT and NT packages with up to 4 outputs switching	$R1 = 200 \Omega$ ,		5	ns
tpd	1, 1/0	0, 1/0	JT and NT packages with	$R2 = 200 \Omega$ ,		5.5	ns
			more than 4 outputs switching	See Figure 4		7	ns
ten	I, I/O		0,1/0				
tdis	1, 1/0		0, 1/0			7	ns

For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VQ at 0.5 V to avoid test equipment ground degradation.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage (see Note 1)	
Voltage applied to a disabled output (see Note 1)	
Operating free-air temperature range	
Storage temperature range	

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

	PA	RAMETER		MIN	NOM	MAX	UNIT
VCC	Supply voltage			4.75	5	5.25	V
VIH	High-level input voltage			2		5.5	V
VIL	Low-level input voltage			<u> </u>		0.8	V
ЮН	High-level output current		-	<b> </b>		-3.2	mA
IOL	Low-level output current			<b>-</b>		24	mA
fclock	Clock frequency			0		125	MHz
tw	Pulse duration, clock	High		4		123	ns
	T dise duration, clock	Low		4			ns
tsu	Setup time, input or feedback befo	re CLK↑		4			ns
th	Hold time, input or feedback after (	CLK†		0			ns
Тд	Operating free-air temperature	<del></del>		0	25	75	°C

	PARAMETER		EST CONDITIONS	MIN TYP <sup>†</sup> MAX	UNIT
VIK		VCC = 4.75 V,	II = -18 mA	-0.8 -1.5	V
VOH		VCC = 4.75 V,	IOH = -3.2 mA	2.4	. V
VOL		VCC = 4.75 V,	IOL = 24 mA	0.3 0.5	V
	Q outputs		VO = 2.7 V	20	μΑ
IOZH	I/O ports	VCC = 5.25 V,	VO = 2.7 V	100	<i>p</i> .
	Q outputs		VO = 0.4 V	-20	μΑ
IOZL	I/O ports	VCC = 5.25 V,	VO = 0.4 V	-100	μ., ι
lı .	no porte	VCC = 5.25 V,	VI = 5.5 V	0.1	mA
ин*		VCC = 5.25 V,	V <sub>I</sub> = 2.7 V	25	μΑ
IIL*		VCC = 5.25 V,	VI = 0.4 V	-0.25	mA
los§		VCC = 5.25 V,	VO = 0.5 V	-30 -70 -130	mA
103		VCC = 5.25 V,	VI = 0,	210	mA
ICC		Outputs open,	OE at VIH	210	IIIA
Ci		f = 1 MHz,	VI = 2 V	5	pF
Co		f = 1 MHz,	VO = 2 V	6	pF
Cclk		f = 1 MHz,	VCLK = 2 V	6	pF

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM		то	TEST CONDITIONS	MIN	MAX	UNIT		
			without feedback		125				
fmax*	wi	ith intern	al feedback (counter configuration)		125		MHz		
·max			with external feedback		115				
			FN package			5	ns		
		JT and NT packages with up to			5	ns			
tpd	1, 1/0	1, 1/0	1, 1/0	0, 1/0	4 outputs switching				
	İ		JT and NT packages with more than	$R1 = 200 \Omega$ ,		5.5	ns		
			4 outputs switching	$R2 = 200 \Omega$ ,					
tpd	CLK↑		Ο .	See Figure 4		4	ns		
tpd	CLK.		Internal feedback	4.		3	ns		
ten	OE↓		Q			6	ns		
tdis	OE↑		Q			6	ns		
ten	1, 1/0		I/O			7	ns		
tdis	1, 1/0		I/O			7	ns		
tskew	T	Skev	w between registered outputs				ns		

See "fmax Specifications" near the end of this data sheet.

<sup>†</sup> All typical values are at VCC = 5 V, TA = 25 °C.

\* For I/O ports, the parameters I<sub>I</sub>H and I<sub>I</sub>L include the off-state output current.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VQ at 0.5 V to avoid VQ at Vtest equipment ground degradation.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted	I)	
Supply voltage, VCC (see Note 1)		7
Innut voltage (see Note 1)	_	_

Storage temperature range ..... -65 °C to 150 °C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

	PARAMETER				MIN	NOM	MAX	UNIT
VCC	Supply voltage				4.75	5	5.25	V
VIH	High-level input voltage				2		5.5	V
VIL	Low-level input voltage						0.8	V
ЮН	High-level output current						-3.2	mA
IOL	Low-level output current					24	mA	
fclock	Clock frequency				0		125	MHz
tw	Pulse duration, clock	duration alock		4		123	ns	
	- uise duration, clock	Low			4			ns
tsu	Setup time, input or feedback befo	re CLK↑			4			ns
th	Hold time, input or feedback after	CLK↑			0			ns
Тд	Operating free-air temperature				0	25	75	°C

## electrical characteristics over recommended operating free-air temperature range

PARAMETER	1	EST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
	VCC = 4.75 V,	II = -18 mA	-0.8	-1.5	V
VIK	VCC = 4.75 V,	IOH = -3.2 mA	2.4		V
VOH	VCC = 4.75 V,	IOL = 24 mA	0.3	0.5	V
VOL	VCC = 5.25 V,	VΩ = 2.7 V		20	μΑ
IOZH	VCC = 5.25 V,	VO = 0.4 V		-20	μΑ
lozL	VCC = 5.25 V,	VI = 5.5 V		0.1	mA
11	VCC = 5.25 V,	V <sub>I</sub> = 2.7 V		25	μΑ
UH	VCC = 5.25 V,	VI = 0.4 V		-0.25	mA
IIL IOS*	VCC = 5.25 V,	VO = 0.5 V	-30 -70	-130	mA
108	VCC = 5.25 V,	VI = 0,		210	mA
Icc	Outputs open,	OE at VIH		210	IIIA
C:	f = 1 MHz,	VI = 2 V			pF
Ci	f = 1 MHz,	VO = 2 V			pF
C <sub>C</sub> Ik	f = 1 MHz,	VCLK = 2 V			рF

All typical values are at VCC = 5 V, TA =  $25 \,^{\circ}$ C.

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

				T		
PARAMETER	FROM	то	TEST CONDITIONS	MIN	MAX	UNIT
TANAMETER		without feedback		125		
f*		with feedback (counter configuration)		125		MHz
†max		with external feedback	R1 = 200 $\Omega$ ,	115		
tpd	CLK1	Q	$R2 = 200 \Omega$ ,		4	ns
tpd tpd	CLK	Internal feedback	See Figure 4		3	ns
	OE↓	Q	See rigule 4		6	ns
ten	OE↑	Q			6	ns
tdis	OL	Skew between registered outputs				ns

See "fmax Specifications" near the end of this data sheet.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VO at 0.5 V to avoid Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VO at 0.5 V to avoid Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VO at 0.5 V to avoid Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VO at 0.5 V to avoid Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VO at 0.5 V to avoid Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 seconds. Set VO at 0.5 V to avoid the short-circuit should not exceed 1 seconds. Set VO at 0.5 V to avoid the short-circuit should not exceed 1 seconds at 0.5 V to avoid the short-circuit should not exceed 1 seconds at 0.5 V to avoid the short-circuit should not exceed 1 seconds at 0.5 V to avoid 1 secondstest equipment ground degradation.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage Voc /--- Note 4)

Supply voltage, VCC (see Note 1)	7.17
Input voltage (see Note 1)	· · · · · / V
Input voltage (see Note 1)	5.5 V
voltage applied to a disabled output (see Note 1)	E E 1/
Operating free-air temperature range	5.5 V
Operating free-air temperature range	C to 125 °C
Storage temperature range	C to 150 °C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

## recommended operating conditions

	PARAMET	TER		MIN	NOM	MAX	UNIT
VCC	Supply voltage				5	5.5	
VIH	High-level input voltage			4.5	- 5		V
VIL	Low-level input voltage	· · · · · · · · · · · · · · · · · · ·		2		5.5	V
IOH	High-level output current					0.8	V
						-2	mA
loL	Low-level output current					12	mA
fclock	Clock frequency			0		100	MHz
t <sub>W</sub>	Pulse duration, clock	High		5			ns
		Low		5			ns
tsu	Setup time, input or feedback before CLK↑			7			
th	Hold time, input or feedback after CLK↑						ns
TA	Operating free-air temperature			0			ns
	operating free-all temperature		i	-55	25	125 <b>i</b>	°C

fclock, tw., tsu, and th do not apply to TIBPAL20L8'

## **PRODUCT PREVIEW**

## TIBPAL20L8-7M, TIBPAL20R4-7M, TIBPAL20R6-7M, TIBPAL20R8-7M HIGH-PERFORMANCE $\mathit{IMPACT-X^{TM}}$ $\mathit{PAL}^{\otimes}$ CIRCUITS

## electrical characteristics over recommended operating free-air temperature range

PARAMETER	TES	T CONDITIONS	MIN TYP <sup>†</sup> MAX	UNIT
IANAMETEN	VCC = 45 V	II = -18 mA	-0.8 -1.5	V
			2.4 3.2	V
			0.25 0.5	V
			100	μΑ
	VCC = 5.5 V,	V0 = 2.7 V	-20	μΑ
O, Q outputs	V <sub>CC</sub> = 5.5 V,	VO = 0.4 V	-0.25	
I/O ports				mA
	VCC = 5.5 V,	VI = 5.5 V		IIIA
I/O ports	Vcc = 5.5 V	VI = 2.7 V		$\mu A$
All others	VCC = 3.5 V,			
I/O ports	V00 = 5 5 V	VI = 0.4 V		mA
	7 VCC = 5.5 V,	V1 0.1.1		
	VCC = 5.5 V,	VO = 0.5 V	-30 -70 -250	mA
		V <sub>I</sub> = 0,	210	mA
	1	OE = VIH	210	107
		VI = 2 V	5	pF
		VO = 2 V	6	pF
			6	pF
	I/O ports All others	VCC = 4.5 V, VCC = 4.5 V, VCC = 4.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V, VCC = 5.5 V,	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VCC = 4.5 V,

All typical values are at VCC = 5 V, TA = 25  $^{\circ}\text{C}.$ 

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

FROM	то	TEST CONDITIONS	MIN	MAX	UNIT
without feedback			100		
with internal feedback			100		MHz
(counter configuration)			74		,
with external feedback		R1 = 390 $\Omega$ ,	/4		
I, I/O	0, 1/0	$R_2 = 750 \Omega$ .			ns
CLK	Q	1			ns
OE	Q				ns
	Q				ns
	0, 1/0	1			ns
					ns
	without feedback with internal feedback (counter configuration) with external feedback I, I/O	without feedback           with internal feedback           (counter configuration)           with external feedback           I, I/O         O, I/O           CLK         Q           OE J         Q           OE†         Q           I, I/O         O, I/O	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

See "fmax Specifications" near the end of this data sheet. fmax does not apply for TIBPAL20L8'.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VQ at  $0.5\,\mathrm{V}$  to avoid Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VQ at  $0.5\,\mathrm{V}$  to avoid Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. Set VQ at  $0.5\,\mathrm{V}$  to avoid Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second. test equipment ground degradation.

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

## preload procedure for registered outputs (see Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With  $V_{CC}$  at 5 volts and Pin 1 at  $V_{IL}$ , raise Pin 11 to  $V_{IHH}$ .
- Apply either  $V_{\text{IL}}$  or  $V_{\text{IH}}$  to the output corresponding to the register to be preloaded. Step 2.
- Step 3. Pulse Pin 1, clocking in preload data.
- Remove output voltage, then lower Pin 11 to  $V_{\text{IL}}$ . Preload can be verified by observing the voltage Step 4. level at the output pin.

## preload waveforms (see Note 3)



NOTE 3:  $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns.}$ VIHH = 10.25 V to 10.75 V.



# TIBPAL20L8-5C, TIBPAL20R4-5C, TIBPAL20R6-5C, TIBPAL20R8-5C TIBPAL20L8-7M, TIBPAL20R4-7M, TIBPAL20R6-7M, TIBPAL20R8-7M HIGH-PERFORMANCE $\mathit{IMPACT-X^{TM}}$ $\mathit{PAL}^{\otimes}$ CIRCUITS

## fmax SPECIFICATIONS

### f<sub>max</sub> without feedback, see Figure 1

In this mode, data is presented at the input to the flip-flop and clocked through to the Q output with no feedback. Under this condition, the clock period is limited by the sum of the data setup time and the data hold time  $(t_{su}+t_h)$ . However, the minimum  $f_{max}$  is determined by the minimum clock period  $(t_w$  high  $+t_w$ low).

Thus,  $f_{max}$  without feedback =  $\frac{1}{(t_w high + t_w low)}$  or  $\frac{1}{(t_{su} + t_h)}$ .




FIGURE 1. fmax WITHOUT FEEDBACK

## f<sub>max</sub> with internal feedback, see Figure 2

This configuration is most popular in counters and on-chip state-machine designs. The flip-flop inputs are defined by the device inputs and flip-flop outputs. Under this condition, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic array to the inputs of the next flip-flop.

Thus, 
$$f_{max}$$
 with internal feedback =  $\frac{1}{(t_{su} + t_{pd} CLK-to-FB)}$ .

Where  $t_{pd}$  CLK-to-FB is the deduced value of the delay from CLK to the input of the logic array.




FIGURE 2. fmax WITH INTERNAL FEEDBACK

## f<sub>max</sub> SPECIFICATIONS

## f<sub>max</sub> with external feedback, see Figure 3

This configuration is a typical state-machine design with feedback signals sent off-chip. This external feedback could go back to the device inputs or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input and setup time for the external signals  $(t_{su} + t_{pd} CLK-to-Q).$ 

Thus, f<sub>max</sub> with external feedback =







FIGURE 3. fmax WITH EXTERNAL FEEDBACK


## PARAMETER MEASUREMENT INFORMATION








PROPAGATION DELAY TIMES





**VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS** 

NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: For C suffix, PRR  $\leq$  1 MHz,  $t_r = t_f \leq$  2 ns, duty cycle = 50%; For M suffix, PRR  $\leq$  10 MHz,  $t_r = tf \leq$  2 ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed
- E. Equivalent loads may be used for testing.

FIGURE 4. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



#### TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS D3307, OCTOBER 1989

**High-Performance Operation:** 

fmax (no feedback)

TIBPAL20R'-7C Series . . . 100 MHz TIBPAL20R'-10M Series . . . 62.5 MHz

fmax (internal feedback)

TIBPAL20R'-7C Series . . . 100 MHz

TIBPAL20R'-10M Series . . . 62.5 MHz

fmax (external feedback)

TIBPAL20R-7C Series . . . 74 MHz TIBPAL20R'-10M Series . . . 55.5 MHz

Propagation Delay


TIBPAL20L'-7C . . . 7 ns Max TIBPAL20L'-10M . . . 10 ns Max

- Functionally Equivalent, but Faster than Existing 24-Pin PALs
- Preload Capability on Output Registers Simplifies Testing
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Security Fuse Prevents Duplication
- Dependable Texas Instruments Quality and Reliability

DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PAL20L8	14	2	0	6
'PAI 20R4	12	0	4 (3-state buffers)	4
PAL20R6	12	О	6 (3-state buffers)	2
PALZOR8	12	О	8 (3-state buffers)	0

#### TIBPAL20L8' M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW) U24 VCC 23 1 22 0 21 1/0 20 1/0 19 1/0 18 I/O 17 1/0 16 1/0 ı ∏9 1 🛮 10 15 0 14 🛭 📗 1 🛮 11 13 🗍 I GND []

TIBPAL20L8' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

Pin assignments in operating mode

### description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT-XT circuits combine the latest Advanced Low-Power Schottky<sup>†</sup> technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

All of the register outputs are set to a low level during power-up. Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL20' M series is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$ to 125 °C. The TIBPAL20' C series is characterized for operation from 0 °C to 75 °C.


IMPACT-X™ is a trademark of Texas Instruments Incorporated.

PAL" is a registered trademark of Monolithic Memories, Inc.


† Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.



# TIBPAL20R4' M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW)




# TIBPAL2OR4' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



### TIBPAL20R6'


M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE

## (TOP VIEW)



#### TIBPAL20R6


M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



#### TIBPAL20R8'

M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE


#### (TOP VIEW)



#### TIBPAL20R8

M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE

#### (TOP VIEW)




NC-No internal connection

Pin assignments in operating mode




## functional block diagrams (positive logic)

#### TIBPAL20L8



TIBPAL20R4




 $\sim$  denotes fused inputs




## functional block diagrams (positive logic)

#### TIBPAL20R6




TIBPAL20R8




→ denotes fused inputs











#### logic diagram (positive logic) INCREMENT 36 12 16 20 24 28 32 o` 8 (23) FIRST FUSE NUMBERS 40 (22) --- I.'O 80 120 160 240 360 I = 0 (21)440 480 - C1 560 680 (20) 720 760 ıD 800 - C1 880 960 1000 (19) Q 1080 1120 -c1 1200 1280 (18) Q 1400 ID 1480 1520 1560 1640 (17) Q 1680 1720 ID 1760 1800 > C1 1880 1960 (16) 2040 ID 2080 2120 **₽** C1 2160 (9) 2280 <u>(15)</u> 1∕0 2320 2360 2400 2440 2480 (1<u>0)</u> (14)(13)Fuse Number = First Fuse Number + Increment Pin numbers shown are for JT and NT packages



#### logic diagram (positive logic) CLK (1) INCREMENT 6 4 8 12 16 20 24 28 32 36 (23)FIRST FUSE NUMBERS 40 80 120 160 (22)200 (<u>3)</u> 280 320 360 400 (21)ıъ 480 520 560 - C1 1 (4) 600 640 • • 680 720 (20)760 ID Ш 840 - C1 880 I (5) 920 960 1040 (19)1080 ID 1160 $\boxplus$ **-** C1 1200 1240 1 (<u>6)</u> 1280 1320 (18)1400 1440 1480 ΙD α +-C1 1520 1 (7) 1600 $\mathbf{H}$ 1680 (17)1720 1760 α ID 1800 - C1 1840 1920 1960 2000 $\mathbf{H}$ 1 - 0 (16)2040 2080 2120 2160 ID **-** € C1 (9) 2240 2280 2320 2360 $\pm$ (15)2400 2440 2480 ID $\mathbf{H}$ 1(10)r $\Pi$ (14)Fuse Number = First Fuse Number + Increment <<u>13)</u> 0F Pin numbers shown are for JT and NT packages.



### **PRODUCT PREVIEW**

## TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE $\mathit{IMPACT-X}^{\mathsf{TM}}$ $\mathit{PAL}^{\mathsf{S}}$ CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)					
Supply voltage, VCC (see Note 1)       7 V         Input voltage (see Note 1)       5.5 V         Voltage applied to a disabled output (see Note 1)       5.5 V         Operating free-air temperature range       -55 °C to 125 °C         Storage temperature range       -65 °C to 150 °C					

NOTE 1: These ratings apply except for programming pins during a programming cycle.

### recommended operating conditions

DADAMETER		MIN	NOM	MAX	UNIT
		4.5	5	5.5	V
		2		5.5	V
High-level input voltage (see Note 2)					V
Low-level input voltage (see Note 2)					
					mA
				12	mA
Low-level output current		0		62.5	MHz
Clock frequency		-			ns
	High	8			
Pulse duration, clock (see Note 2)	Low	8			ns
Catura time, input or feedback before CLK1		10			ns
		0			ns
Hold time, input or feedback after CLK		55	25	125	°C
Operating free-air temperature		1 - 55		120	
	Pulse duration, clock (see Note 2)  Setup time, input or feedback before CLK↑  Hold time, input or feedback after CLK↑	Supply voltage High-level input voltage (see Note 2)  Low-level input voltage (see Note 2) High-level output current  Low-level output current  Clock frequency  Pulse duration, clock (see Note 2)  Setup time, input or feedback before CLK†  Hold time, input or feedback after CLK↑	Supply voltage	Supply voltage	Supply voltage

 $f_{clock},\,t_{W},\,t_{su},$  and  $t_{h}$  do not apply for TIBPAL20L8'.

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

## electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS			MIN	TYP		
V <sub>IK</sub>		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA		IVIII		MAX	UNIT
$V_{OH}$		$V_{CC} = 4.5 V_{c}$	I <sub>OH</sub> = -2 mA		-	-0.8	- 1.5	V
$v_{OL}$		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA		2.4	3.2		V-
. +	O, Q outputs		10L = 12 IIIA			0.3	0.5	V
lozh‡	I/O ports	$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$				20	μΑ
	O, Q outputs						100	μΑ
<sup>l</sup> ozl <sup>‡</sup>	I/O ports	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.4 V$				- 20	^
l <sub>l</sub>	" Ports	V 551					- 250	μΑ
1	I/O ports	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 5.5 V				1	mA
Ιн	All others	$V_{CC} = 5.5 V$	$V_1 = 2.7 \text{ V}$				100	
IIL‡	All others						25	μΑ
os §		$V_{CC} = 5.5 \text{ V},$	$V_1 = 0.4 \text{ V}$	-		- 0.08 -	-0.25	mA
1053		$V_{CC} = 5 V$ ,	$V_0 = 0.5 V$		- 30		- 130	mA
cc		$V_{CC} = 5.5 V$ ,	Outputs open	T <sub>A</sub> = 25 °C and 125 °C	-	140	220	
		$V_1 = 0 V$	$\overline{OE} = V_{IH}$	$T_A = -55$ °C			250	mΑ
Ci		f = 1 MHz,	$V_1 = 2 V$	-		5	230	
C <sub>o</sub>		f = 1 MHz,	V <sub>0</sub> = 2 V			6		pF
Cclk		f = 1 MHz,	V <sub>CLK</sub> = 2 V					pF
			OLIK			6		рF

## switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted) (see Figure 5)

PARAMETER	FROM	то	MIN	TYP <sup>†</sup>	MAX	UNIT
	Without feedback		62.5			Citii
fmax	With internal fee	edback (counter configuration)	62.5			MHz
	With	55.5			IVIITZ	
<sup>t</sup> pd	I, I/O	0, 1/0	3	6	10	ns
<sup>t</sup> pd	CLK↑	Q	2		8	
t <sub>pd</sub> #	CLK↑	Feedback input			5	ns
ten	OE1	0	2			ns
t <sub>dis</sub>	OE↑	Q		4	10	ns
ten	1, 1/0		2	4	10	ns
tdis		0, 1/0	3	6	10	ns
dis	1, 1/0	0, 1/0	2	6	10	ns

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

 $<sup>^{\</sup>ddagger}$  I/O leakage is the worst case of lozL and l<sub>IL</sub> or lozH and l<sub>IH</sub>, respectively.

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test equipment ground degradation.

See section on fmax specifications.

<sup>#</sup> This parameter applies to TIBPAL20R4' and TIBPAL20R6' only (see Figure 2 for illustration) and is calculated from the measured fmax with internal feedback in the counter configuration.

## TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C HIGH-PERFORMANCE $IMPACT-X \rightarrow PAL^{\odot}$ CIRCUITS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage (see Note 1)	5.5 V
Voltage applied to a disabled output (see Note 1)	0°C to 75°C
Operating free-air temperature range	-65°C to 150°C
Storage temperature range	00 0 10 100 0

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

	PARAMETER		MIN	NOM	MAX	UNIT
			4.75	5	5.25	V
Vcc	Supply voltage		2		5.5	V
VIH	High-level input voltage (see Note 2)				0.8	V
VIL	Low-level input voltage (see Note 2)				-3.2	mA
ПОН	High-level output current		<b> </b>		24	mA
loL	Low-level output current		-			
	Clock frequency		0		100	MHz
<sup>†</sup> clock	Clock frequency	High	5			ns
tw	Pulse duration, clock (see Note 2)	Low	5			ns
	Setup time, input or feedback before CLK↑	1	7			ns
t <sub>su</sub>			0			ns
th	Hold time, input or feedback after CLK↑		1 0	25	75	°C
TA	Operating free-air temperature		 			

 $f_{clock},\,t_W,\,t_{su},\, \mbox{and}\,\, t_h$  do not apply for TIBPAL20L8'.

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.



## TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

## electrical characteristics over recommended operating free-air temperature range

PARAMETER	TEST COM	DITIONS	MIN TYPT		
VIK	$V_{CC} = 4.75 \text{ V},$			MAX	UNIT
VOH	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = -3.2 mA	-0.8	-1.5	V
VOL	V <sub>CC</sub> = 4.75 V,		2.4 3.2		V
lozh‡	$V_{CC} = 5.25 \text{ V},$	I <sub>OL</sub> = 24 mA	0.3	0.5	V
OZII	$V_{CC} = 5.25 \text{ V},$	V <sub>O</sub> = 2.7 V		100	μΑ
JI J	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.4 V		- 100	μΑ
liH‡	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 5.5 V		0.2	mA
IIL‡		V <sub>I</sub> = 2.7 V		25	μΑ
los §	V <sub>CC</sub> = 5.25 V,	$V_I = 0.4 V$	- 0.08 -	0.25	mA
108"	$V_{CC} = 5.25 \text{ V},$	$V_0 = 0.5 V$	-30 -70 -		mA
<sup>I</sup> CC	$V_{CC} = 5.25 V$ ,	Outputs open		100	IIIA
	$V_I = 0 V$		160	210	mA
Ci	f = 1 MHz,	V <sub>I</sub> = 2 V	-		
Co	f = 1 MHz	V <sub>O</sub> = 2 V	5		pF
C <sub>clk</sub>	f = 1 MHz	V <sub>CLK</sub> = 2 V	6		pF
		- CLN - V	6	ļ	рF

#### switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted) (see Figure 6)

PARAMETER	FROM		то	MIN	TYP <sup>†</sup>	MAX	UNIT
		Without feedbad	ck	100	111	WAX	UNII
f <sub>max</sub> ¶	With intern	al feedback (counte	er configuration)	100			
		With external feedl					MHz
t <sub>m-d</sub>			1 or 2 outputs switching	74			
<sup>t</sup> pd	1, 1/0	0, 1/0	1 0, 1/0	3	5.5	7	ns
t <sub>pd</sub>	CLK†		8 outputs switching	3	6	7.5	113
t <sub>pd</sub> #		Q		2	4	6.5	ns
	CLK†		Feedback input			3	ns
ten	OE↓		Q	2	4	7.5	
<sup>t</sup> dis	OE↑		Q	2			ns
t <sub>en</sub>	1, 1/0		0, 1/0		4	7.5	ns
tdis	1, 1/0	<del></del>		3	6	9	ns
t <sub>skew</sub> [	0,1/0			2	6	9	ns
'skew"	Skew between registered outputs				0.5		ns

 $<sup>^{\</sup>dagger}$  All typical values are at VCC  $\,=\,5$  V, T\_A  $\,=\,25\,^{\circ}\text{C}.$ 



<sup>‡</sup> I/O leakage is the worst case of IOZL and I<sub>IL</sub> or I<sub>OZH</sub> and I<sub>IH</sub>, respectively.

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test equipment ground degradation.

<sup>¶</sup>See section on f<sub>max</sub> specifications.

<sup>#</sup>This parameter applies to TIBPAL20R4' and TIBPAL20R6' only (see Figure 2 for illustration) and is calculated from the measured fmax with internal feedback in the counter configuration.

This parameter is the measurement of the difference between the fastest and slowest tpd (CLK-to-Q) observed when multiple registered outputs are switching in the same direction.

#### TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

#### programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

#### preload procedure for registered outputs (see Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With VCC at 5 volts and Pin 1 at VIL, raise Pin 11 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 11 to VIL. Preload can be verified by observing the voltage level at the output pin.

#### preload waveforms (see Note 3)



NOTE 3:  $t_d = t_{su} = t_W = 100 \text{ ns to } 1000 \text{ ns.}$ V<sub>IHH</sub> = 10.25 V to 10.75 V.

#### fmax SPECIFICATIONS

#### fmax without feedback, see Figure 1

In this mode, data is presented at the input to the flip-flop and clocked through to the Q output with no feedback. Under this condition, the clock period is limited by the sum of the data setup time and the data hold time  $(t_{SU}+t_h)$ . However, the minimum  $f_{max}$  is determined by the minimum clock period  $(t_Whigh+t_Wlow)$ .

Thus,  $f_{max}$  without feedback =  $\frac{1}{(t_W \text{ high} + t_W \text{ low})}$  or  $\frac{1}{(t_{SU} + t_h)}$ .




FIGURE 1. fmax WITHOUT FEEDBACK

#### f<sub>max</sub> with internal feedback, see Figure 2

This configuration is most popular in counters and on-chip state-machine designs. The flip-flop inputs are defined by the device inputs and flip-flop outputs. Under this condition, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic array to the inputs of the next flip-flop.

Thus,  $f_{max}$  with internal feedback =  $\frac{I}{(t_{su} + t_{pd} CLK-to-FB)}$ 

Where  $t_{\mbox{\scriptsize pd}}$  CLK-to-FB is the deduced value of the delay from CLK to the input of the logic array.




FIGURE 2. fmax WITH INTERNAL FEEDBACK

#### TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

#### fmax SPECIFICATIONS

### fmax with external feedback, see Figure 3

This configuration is a typical state-machine design with feedback signals sent off-chip. This external feedback could go back to the device inputs or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input and setup time for the external signals (tsu+tpd CLK-to-Q).

Thus, fmax with external feedback =  $\frac{}{(t_{su} + t_{pd} CLK-to-Q)}$ 




FIGURE 3. fmax WITH EXTERNAL FEEDBACK







FIGURE 4. PROPAGATION DELAY FROM CLK1 to I/O, THRU LOGIC ARRAY


#### PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR 3-STATE OUTPUTS








**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES



#### **VOLTAGE WAVEFORMS PULSE DURATIONS**



**VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS** 


- NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq$  10 MHz,  $t_r$  and  $t_f \leq$  2 ns, duty cycle = 50%. For M suffix use the voltage levels indicated in parentheses. For C suffix, use the voltage levels indicated in brackets [].
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
  - E. Equivalent loads may be used for testing.


FIGURE 5



#### TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

#### TYPICAL CHARACTERISTICS





#### PROPAGATION DELAY TIME






FIGURE 8


## PROPAGATION DELAY TIME LOAD CAPACITANCE $V_{CC} = 5 V$



#### TYPICAL CHARACTERISTICS







 $<sup>^{\</sup>dagger}$ Output switching in the same direction (tpLH compared to tpLH/tpHL to tpHL)



#### TIBPAL20L8-12M, TIBPAL20R4-12M, TIBPAL20R6-12M, TIBPAL20R8-12M TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

D3336, OCTOBER 1989

**High-Performance Operation:** 

fmax (w/o feedback)

TIBPAL20R'-10C Series . . . 71.4 MHz TIBPAL20R'-12M Series . . . 62.5 MHz

fmax (internal feedback)

TIBPAL20R'-10C Series . . . 58.8 MHz TIBPAL20R'-12M Series . . . 52.6 MHz

fmax (external feedback)

TIBPAL20R'-10C Series . . . 55.5 MHz TIBPAL20R'-12M Series . . . 48 MHz

**Propagation Delay** 


TIBPAL20L'-10C . . . 10 ns Max TIBPAL20L'-12M . . . 12 ns Max

- Functionally Equivalent to, but Faster than, **Existing 24-Pin PALs**
- Preload Capability on Output Registers Simplifies Testing
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Security Fuse Prevents Duplication
- Dependable Texas Instruments Quality and Reliability

DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PAL 20L8	14	2	0	6
PAL20B4	12	0	4 (3-state buffers)	4
'PAL20R6	12	О	6 (3-state buffers)	2
'PAL20R8	12	0.	8 (3-state buffers)	0

#### TIBPAL20L8 M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW) J24□ VCC 23 1 22 O 21 1/0 20 1/0 19 1/0 18 1/0 17 10 16 1/0 15 0 14 1 🛮 11 GND 12 13 1

TIBPAL20L8 M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



NC - No internal connection Pin assignments in operating mode

#### description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT-X™ circuits combine the latest Advanced Low-Power Schottky<sup>†</sup> technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are also available for further reduction in board space.

Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL20'M series is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$ to 125 °C. The TIBPAL20'C series is characterized from 0 °C to 75 °C.

IMPACT-X is a trademark of Texas Instruments Incorporated

PAL is a registered trademark of Monolithic Memories Inc.


†Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.



## TIBPAL20R4 M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW) CLK 1 24 VCC 1 2 23 I 1 3 22 I/O 1 4 21 I/O 1 6 19 0 1 7 18 0 17 Q | | 10 | 11 | GND | 12

#### TIBPAL20R6 M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW) CLK T V24 VCC 1 🔯 2 23 🗍 📗 1 🛚 3 22 1/0 21 0 20 0 19 Q 18 Q 17 Q 16 Q 15 I/O 14 L 13 OE 1 🛮 10

1 🛮 11 GND 112



1 🗆 11

GND ☐12


15 Q

14


13 OE

Pin assignments in operating mode


TIBPAL20R4 M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



TIBPAL20R6 M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



TIBPAL20R8 M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




NC-No internal connection




#### functional block diagrams (positive logic)

TIBPAL20L8



TIBPAL20R4




 $\sim$  denotes fused inputs




#### functional block diagrams (positive logic)

#### TIBPAL20R6




TIBPAL20R8




denotes fused inputs
















#### logic diagram (positive logic) CLK (1) INCREMENT 16 8 12 20 24 28 32 36 (23)FIRST FUSE NUMBERS 40 80 (22)120 160 200 240 280 360 400 (21) 440 1D 520 (4) 560 600 $\pm\pm\pm$ 680 720 (20)800 1D 880 920 1000 1040 (19)1120 1D 1160 1200 1360 (18)1D 1480 1 (7) 1560 1640 1680 (17) 1760 1D **-**⊵c1 1840 1 (8) 1800 1920 1960 2000 2040 (16)a 1D 2120 2160 2200 • • 2240 2280 2320 (15) 2360 2400 1D 2440 2480 (10) 2520 (14)Fuse Number = First Fuse Number + Increment <><sup>(13)</sup> <del>OE</del> Pin numbers shown are for JT and NT packages



#### PRODUCT PREVIEW

## TIBPAL20L8-12M, TIBPAL20R4-12M, TIBPAL20R6-12M, TIBPAL20R8-12M HIGH-PERFORMANCE $\mathit{IMPACT-X} \ ^{\text{TM}} \ \mathit{PAL}^{\odot}$ CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise no	ted)
Supply voltage, V <sub>CC</sub> (see Note 1)  Input voltage (see Note 1)  Voltage applied to a disabled output (see Note 1)  Operating free-air temperature range  Storage temperature range  -55°C	7 V 5.5 V 5.5 V

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

	PARAMETER		MIN	NOM	MAX	UNIT
			4.5	5	5.5	V
V <sub>CC</sub>	Supply voltage		 2		5.5	V
VIH	High-level input voltage		 		0.8	v
VIL	Low-level input voltage		 			
	High-level output current				- 2	mA
Іон	Low-level output current				12	mA
loL			0		62.5	MHz
fclock	Clock frequency	Time	9			ns
	B. L. J. Salam Alash	High	 			ns
tw	Pulse duration, clock	Low	9			
	Setup time, input or feedback before CLK†		12			ns
t <sub>su</sub>			0			ns
th	Hold time, input or feedback after CLK↑		- 55	25	125	°C
TA	Operating free-air temperature					<u> </u>

 $f_{clock},\,t_W,\,t_{su},\,\text{and}\,\,t_h$  do not apply for TIBPAL20L8'.

## electrical characteristics over recommended free-air operating temperature range

	PARAMETER	TEST CONDITIONS	MIN TYPT MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},  I_{I} = -18 \text{ mA}$	-0.8 -1.5	V
VOH		$V_{CC} = 4.5 \text{ V},  I_{OH} = -2 \text{ mA}$	2.4 3.2	V
VOL		$V_{CC} = 4.5 \text{ V},  I_{OI} = 12 \text{ mA}$	0.25 0.5	l v
lozh		$V_{CC} = 5.5 \text{ V},  V_{O} = 2.7 \text{ V}$	100	μA
lo-	O, Q outputs		- 20	<u> </u>
lozL	I/O ports	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 0.4 \text{ V}$		μA
l <sub>l</sub>		$V_{CC} = 5.5 \text{ V},  V_{I} = 5.5 \text{ V}$	-0.25	mA
	I/O ports		1	mA
ΉΗ	All others	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 2.7 \text{ V}$	100	μΑ
I <sub>I</sub> L		Voc - E E V V 0.4 V	25	,
los‡		$V_{CC} = 5.5 \text{ V},  V_{I} = 0.4 \text{ V}$	-0.25	mA
.05		$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 0.5 \text{ V}$	-30 -70 -130	mA
lcc		$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0,$		
		Outputs open, OE at VIH	210	mΑ
Ci		$f = 1 MHz$ , $V_1 = 2 V$	7	pF
Co		$f = 1 MHz$ , $V_0 = 2 V$	8	pF
C <sub>clk</sub>		$f = 1 MHz$ , $V_{CLK} = 2 V$	12	pF

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	without feedback			62.5		WAA	Civi
f <sub>max</sub> §	with internal feedback			02.3			ł
'max -	(counter configuration)			52.6			MHz
	with external feedback	7		48			ł
tpd	1, 1/0	0, 1/0	$R = 390 \Omega$ , $R = 750 \Omega$ ,				<u> </u>
t <sub>pd</sub>	CLK†	0	1	3	8	12	ns
	ŌĒ		See Figure 1	2	5	10	ns
ten		Q		3	8	10	ns
<sup>t</sup> dis	<u>OE</u> †	Q		2	8	10	ns
t <sub>en</sub>	I, I/O	0, 1/0		3	8	12	ns
<sup>t</sup> dis	I, I/O	0, 1/0		2	8	12	ns

 $<sup>^{\</sup>dagger}_{\cdot}$  All typical values are at VCC = 5 V, TA = 25 °C.

<sup>\*</sup>Not more than one output should be shorted at a time, and duration of the short circuit should not exceed 1 second. Set V<sub>O</sub> at 0.5 V to avoid test equipment ground degradation.

<sup>§</sup>See f<sub>max</sub> SPECIFICATIONS. f<sub>max</sub> does not apply for TIBPAL20L8'.

## TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE $IMPACT-X ext{ }^{TM} PAL^{\odot}$ CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)					
Supply voltage, V <sub>CC</sub> (see Note 1)	5.5 V 5.5 V . 0°C to 75°C				

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

	PARAMETER			MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.75	5	5.25	V
VIH	High-level input voltage			2		5.5	V
	Low-level input voltage					0.8	٧
VIL	High-level output current					-3.2	mA
Іон					24	mA	
loL	Low-level output current		0		71.4	MHz	
fclock	Clock frequency	High		7			ns
tw	Pulse duration, clock	Low		7			ns
		LOW		10			ns
t <sub>su</sub>	Setup time, input or feedback before CLK†			0			ns
th	Hold time, input or feedback after CLK†			<u> </u>		75	
TA	Operating free-air temperature			0	25	75	°C

 $f_{clock},\,t_{\dot{W}},\,t_{su},$  and  $t_h$  do not apply for TIBPAL20L8'.

#### TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE IMPACT X™ PAL® CIRCUITS

### electrical characteristics over recommended free-air operating temperature range

	PARAMETER	TEST CONDITIONS	MIN TYP† MAX	UNIT
VIK		$V_{CC} = 4.75 \text{ V},  I_{I} = -18 \text{ mA}$	-0.8 -1.5	V
VOH		$V_{CC} = 4.75 \text{ V},  I_{OH} = -3.2 \text{ mA}$	2.4	V
$v_{OL}$		V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 24 mA	0.3 0.5	
l	O, Q outputs			V
lozh	I/O ports	$V_{CC} = 5.25 \text{ V},  V_{O} = 2.7 \text{ V}$	20	μΑ
1	O, Q outputs		100	
IOZL	I/O ports	$V_{CC} = 5.25 \text{ V},  V_{O} = 0.4 \text{ V}$	- 20	μΑ
l <sub>l</sub>		$V_{CC} = 5.25 \text{ V},  V_{I} = 5.5 \text{ V}$	- 100	
lн‡		V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.7 V	0.2	mA
IIL‡			25	μΑ
los§		$V_{CC} = 5.25 \text{ V},  V_{I} = 0.4 \text{ V}$	-0.25	mA
.05		$V_{CC} = 5.25 \text{ V},  V_{O} = 0.5 \text{ V}$	-30 -70 -130	mA
lcc		$V_{CC} = 5.25 \text{ V},  V_{I} = 0,$ Outputs open, $\overline{OE}$ at $V_{IH}$	210	mA
C <sub>i</sub>		$f = 1 MHz$ , $V_{\parallel} = 2 V$	7	pF
C <sub>o</sub>		$f = 1 MHz$ , $V_0 = 2 V$	8	pF
C <sub>clk</sub>		$f = 1 MHz$ , $V_{CLK} = 2 V$	. 12	pF

## switching characteristics over recommended operating free-air temperature range (unless otherwise

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
f <sub>max</sub> ¶	without feedback			71.4		WAX	UNIT
	with internal feedback (counter configuration)			58.8			MHz
	with external feedback			55.5			
<sup>t</sup> pd	I, I/O	0, 1/0	R1 = 200 $\Omega$ , R2 = 390 $\Omega$ ,	3	8	10	ns
t <sub>pd</sub>	CLK↑	Q		2	5	- 8	
t <sub>pd</sub> #	CLK†	feedback		-		0	ns
t <sub>en</sub>	ŌĒ↓	Q		2			ns
t <sub>dis</sub>	<del></del> <del>OE</del> ↑	0			6	10	ns
t <sub>en</sub>	1, 1/0			2	6	10	ns
		0, 1/0		3	8	10	ns
<sup>t</sup> dis	1, 1/0	0, 1/0		2	8	10	ns
tskew	Skew between registered or	utputs			0.5		ns

 $<sup>^{\</sup>dagger}_{\cdot}$  All typical values are at VCC = 5 V, TA = 25 °C.



 $<sup>^{\</sup>ddagger}$  For I/O ports, the parameters IIH and IIL include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short circuit should not exceed 1 second.

See f<sub>max</sub> SPECIFICATIONS. f<sub>max</sub> does not apply for TIBPAL20L8'.

<sup>#</sup>This parameter applies to TIBPAL20R4' and TIBPAL20R6' only (see Figure 2 for illustration) and is calculated from the measured fmax with internal feedback in the counter configuration.

#### TIBPAL20L8-12M, TIBPAL20R4-12M, TIBPAL20R6-12M, TIBPAL20R8-12M TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE IMPACT X™ PAL® CIRCUITS

#### programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

#### preload procedure for registered outputs (see Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With VCC at 5 volts and Pin 1 at VIL, raise Pin 11 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 11 to VIL. Preload can be verified by observing the voltage level at the output pin.

#### preload waveforms (see Note 3)



NOTE 3:  $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns.}$ V<sub>IHH</sub> = 10.25 V to 10.75 V.

#### fmax SPECIFICATIONS

#### f<sub>max</sub> without feedback, see Figure 1

In this mode, data is presented at the input to the flip-flop and clocked through to the Q output with no feedback. Under this condition, the clock period is limited by the sum of the data setup time and the data hold time  $(t_{SU}+t_h)$ . However, the minimum  $f_{max}$  is determined by the minimum clock period  $(t_{W}high + t_{W}low).$ 

Thus,  $f_{max}$  without feedback =  $\frac{1}{(t_W \text{ high} + t_W \text{ low})}$  or  $\frac{1}{(t_{SU} + t_h)}$ .




FIGURE 1. fmax WITHOUT FEEDBACK

#### f<sub>max</sub> with internal feedback, see Figure 2

This configuration is most popular in counters and on-chip state-machine designs. The flip-flop inputs are defined by the device inputs and flip-flop outputs. Under this condition, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic array to the inputs of the next flip-flop.

Thus,  $f_{max}$  with internal feedback =  $\frac{1}{(t_{su} + t_{pd} CLK-to-FB)}$ .

Where tpd CLK-to-FB is the deduced value of the delay from CLK to the input of the logic array.




FIGURE 2. fmax WITH INTERNAL FEEDBACK

#### TIBPAL20L8-12M, TIBPAL20R4-12M, TIBPAL20R6-12M, TIBPAL20R8-12M TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

#### fmax SPECIFICATIONS

#### f<sub>max with</sub> external feedback, see Figure 3

This configuration is a typical state-machine design with feedback signals sent off-chip. This external feedback could go back to the device inputs or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input and setup time for the external signals  $(t_{su} + t_{pd} CLK - to-Q)$ .

Thus,  $f_{\mbox{max}}$  with external feedback =  $\frac{1}{(t_{\mbox{su}} + t_{\mbox{pd}} \mbox{ CLK-to-Q})}$ 




FIGURE 3. fmax WITH EXTERNAL FEEDBACK






FIGURE 4. PROPAGATION DELAY FROM CLK† to I/O, THRU LOGIC ARRAY

#### PARAMETER MEASUREMENT INFORMATION



## LOAD CIRCUIT FOR THREE-STATE DEVICES



#### PROPAGATION DELAY TIMES

## VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS


- NOTES: A. C<sub>L</sub> includes probe and jig capacitance and is 50 pF for t<sub>pd</sub> and t<sub>en</sub>, 5 pF for t<sub>dis</sub>.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq$  10 MHz,  $t_T$  and  $t_T \leq$  2 ns, duty cycle = 50%. For M suffix, use the voltage levels indicated in parentheses ( ). For C suffix, use the voltage levels indicated in brackets ( ).
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
  - E. Equivalent loads may be used for testing.

FIGURE 5



#### TIBPAL20L8-12M, TIBPAL20R4-12M, TIBPAL20R6-12M, TIBPAL20R8-12M TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C HIGH-PERFORMANCE IMPACT-X™ PAL® CIRCUITS

#### TYPICAL CHARACTERISTICS



PROPAGATION DELAY TIME SUPPLY VOLTAGE 8 tPHL (I, I/O to O, I/O) 7 tPLH (I, I/O to O, I/O) Propagation Delay Time-ns 6 tPHL (CLK to Q) 5 tPLH (CLK to Q)  $T_A = 25$  °C  $C_L = 50 pF$ R1 = 200  $\Omega$  $-R2 = 390 \Omega$ 1 OUTPUT SWITCHING 5.5 5.25 4.5 4.75 V<sub>CC</sub>-Supply Voltage-V FIGURE 7

PROPAGATION DELAY TIME FREE-AIR TEMPERATURE 10 9 tPHL (I, I/O to O, I/O) 8 Propagation Delay Time-ns tPLH (I, I/O to O, I/O) 7 6 5 tpHL (CLK to Q) 4

tPLH (CLK to Q)

1 OUTPUT SWITCHING

 $V_{CC} = 5 V$ 

CL = 50 pF

 $R1 = 200 \Omega$ 

 $-R2 = 390 \Omega$ 

-75 -50 -25

3

2

PROPAGATION DELAY TIME LOAD CAPACITANCE 16 14 Propagation Delay Time-ns 12 10 tPLH (CLK to Q) 8 tPHL (CLK to Q) tPLH (I, I/O to O, I/O)  $V_{CC} = 5$ tPHL (I, I/O to O, I/O) TA = 25°C  $R1 = 200 \Omega$ 2 R2 = 390  $\Omega$ 1 OUTPUT SWITCHING 0 300 400 500 600 0 100 200 CI - Load Capacitance - pF

FIGURE 9

TA-Free-Air Temperature-°C FIGURE 8


25 50 75



100 125

TYPICAL CHARACTERISTICS

#### POWER DISSIPATION



#### SKEW BETWEEN OUTPUTS† NUMBER OF OUTPUTS SWITCHING 0.8 tskew-Skew between Outputs Switching-ns VCC - 5 V TA = 25°C 0.7 R1 = 200 $\Omega$ R2 = 390 $\Omega$ 0.6 $C_L = 50 pF$ 8-Bit Counter 0.5 (CLK to Q) 0.4 0.3 0.2 0.1 0 1 5

**Number of Outputs Switching** 

FIGURE 11

PROPAGATION DELAY TIME




FIGURE 12

Data Sheets

#### TIBPAL20L8-20M, TIBPAL20R4-20M, TIBPAL20R6-20M, TIBPAL20R8-20M TIBPAL20L8-15C, TIBPAL20R4-15C, TIBPAL20R6-15C, TIBPAL20R8-15C HIGH PERFORMANCE IMPACT™PAL® CIRCUITS

D2920, JUNE 1986-REVISED AUGUST 1989

16 1/0

- High Performance: f<sub>max</sub> (w/o feedback)
   TIBPAL20R' C series . . . 45 MHz
   TIBPAL20R' M series . . . 41.6 MHz
- High Performance . . . 45 MHz Min
- Functionally Equivalent to, but Faster than, PAL20L8, PAL20R4, PAL20R6, PAL20R8
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Preload Capability on Output Registers Simplifies Testing
- Package Options Include Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Reduced ICC of 180 mA Max

DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PAL20L8	14	2	0	6
'PAL20R4	12	0	4 (3-state buffers)	4
'PAL20R6	12	0	6 (3-state buffers)	2
'PAL 2088	12	0	8 (3-state buffers)	0


#### description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky¹ technology with proven titanium-tungsten fuses to provide reliable, high performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are also available for further reduction in board space.

TIBPAL20L8'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE

1 🗆 11

GND 12



NC-No internal connection

Pin assignments in operating mode

Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL20'M series is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 °C. The TIBPAL20'C is characterized from 0 °C to 75 °C.

IMPACT is a trademark of Texas Instruments Incorporated PAL is a registered trademark of Monolithic Memories Inc. 

\*\*Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.



TIBPAL20R4 M SUFFIX . . . JT OR W PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW) CLK 1 24 V<sub>CC</sub> .₁ 🗖 ₄ 21 1/0 20 Q 19 Q 18 🛮 Q 17 D Q 16 .1/0 1 □10 15 1/0 | | 11 GND | 12 14 📗 📗

13 OE

16 Q

15 1/0

13 T OE

14 🗍 📗

TIBPAL20R6 M SUFFIX . . . JT OR W PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW) CLK 1 24 VCC
| 2 23 | |
| 3 22 | VO
| 4 21 0 0 19[] Q 18 🗖 Q

TIBPAL20R8' M SUFFIX . . . JT OR W PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW) U24 VCC CLK [1 1 🛮 2 23 1 22 0 21 Q 20 Q 19 🗋 Q

18 🛮 Q

17 Q

16 Q

15 Q 14 | I 13 | OE

1 🛮 10

1 🗇 11


GND T12

1 🛮 11


GND 12

Pin assignments in operating mode


TIBPAL20R4 M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



TIBPAL20R6 M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



TIBPAL20R8' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




NC-No internal connection




### functional block diagrams (positive logic)

#### TIBPAL20L8



TIBPAL20R4




 $\sim$  denotes fused inputs




## functional block diagrams (positive logic)

#### TIBPAL20R6




TIBPAL20R8




 $\sim$  denotes fused inputs





















# TIBPAL20L8-20M, TIBPAL20R4-20M, TIBPAL20R6-20M, TIBPAL20R8-20M TIBPAL20L8-15C, TIBPAL20R4-15C, TIBPAL20R6-15C, TIBPAL20R8-15C HIGH-PERFORMANCE $\mathit{IMPACT}^{\mathsf{TM}}$ $\mathit{PAL}^{\otimes}$ CIRCUITS

absolu	ute maximum ratings over operating free-air temperature range (unless otnerwise noted)
S Ir	Supply voltage, VCC (see Note 1)       7 V         nput voltage (see Note 1)       5.5 V         /oltage applied to a disabled output (see Note 1)       5.5 V         Operating free-air temperature range: M suffix       -55 °C to 125 °C
s	C suffix

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

PARAMETER		-	-20M		-15C			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage		4.5	5	5.5	4.75	5	5.25	V
High-level input voltage		2		5.5	2		5.5	V
Low-level input voltage				0.8			0.8	V
				- 2			-3.2	mA
				12			24	mA
		0		41.6	0		45	MHz
Sissit way and the sissing analysis and the sissing and the sissing and the sissing and the si	High	12			10			ns
Pulse duration, clock	Low	12			12			ns
Setup time input or feedback before CLK↑		20	10		15	10		ns
		0			0			ns
		-55		125	0		75	°C
	Supply voltage High-level input voltage Low-level input voltage High-level output current Low-level output current Clock frequency	Supply voltage High-level input voltage Low-level input voltage High-level output current Low-level output current Clock frequency Pulse duration, clock Setup time, input or feedback before CLK† Hold time, input or feedback after CLK†	Supply voltage	Nom	PARAMETER         MIN         NOM         MAX           Supply voltage         4.5         5         5.5           High-level input voltage         2         5.5           Low-level input voltage         -2         0.8           High-level output current         12         12           Clock frequency         0         41.6           Pulse duration, clock         High         12           Low         12         12           Setup time, input or feedback before CLK↑         20         10           Hold time, input or feedback after CLK↑         0	PARAMETER         MIN         NOM         MAX         MIN           Supply voltage         4.5         5         5.5         4.75           High-level input voltage         2         5.5         2           Low-level input voltage         -2         -2           High-level output current         12         -2           Clock frequency         0         41.6         0           Pulse duration, clock         High         12         10           Low         12         12           Setup time, input or feedback before CLK↑         20         10         15           Hold time, input or feedback after CLK↑         0         0         10	Nom   Nom	Now   Now   Max   Now   Max   Now   Max   Now   Max   Now   Max   Now   Max   Now   Max   Now   Max   Now   Max   Now   Max   Now   Max   Now   Max   Now   Max   Now   Max   Now   Max   Now

 $f_{\mbox{clock}},\,t_{\mbox{W}},\,t_{\mbox{Su}},\,\mbox{and}\,\,t_{\mbox{h}}$  do not apply for TIBPAL20L8'.



#### TIBPAL20L8-20M, TIBPAL20R4-20M, TIBPAL20R6-20M, TIBPAL20R8-20M HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

#### electrical characteristics over recommended free-air operating temperature range

	ARAMETER	TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>		$V_{CC} = 4.5 V,$	I <sub>I</sub> = -18 mA		-0.8	- 1.5	V
Vон		$V_{CC} = 4.5 V$ ,	$I_{OH} = -2 \text{ mA}$	2.4	3.2		V
VOL		$V_{CC} = 4.5 V$ ,	$I_{OL} = 12 \text{ mA}$		0.25	0.5	V
<sup>l</sup> ozh		$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$			100	μΑ
lozL	O, Q outputs	$V_{CC} = 5.5 V_{c}$	$V_0 = 0.4 \text{ V}$			- 20	μΑ
	I/O ports	100 0,0 1,				-0.25	mA
l <sub>l</sub>		$V_{CC} = 5.5 V,$	$V_{I} = 5.5 V$			1	mA
IIH*	I/O ports	$V_{CC} = 5.5 V_{c}$	V <sub>I</sub> = 2.7 V			100	
	All others	-00 515 17				25	μΑ
I <sub>IL</sub> ‡		$V_{CC} = 5.5 V,$	$V_1 = 0.4 V$			-0.25	mA
los§		$V_{CC} = 5.5 V,$	$V_0 = 0.5 V$	-30	- 70	- 250	mA
lcc		$V_{CC} = 5.5 V$ , Outputs open,	$V_I = 0,$ $\overline{OE}$ at $V_{IH}$		120	180	mA

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
f <sub>max</sub> ¶	with feedback			28.5	40		
'max '	without feedback			41.6	50		MHz
t <sub>pd</sub>	I, I/O	0, 1/0			12	20	ns
t <sub>pd</sub>	CLK↑	Q	$R_1 = 390 \Omega,  R_2 = 750 \Omega,$		8	15	ns
t <sub>en</sub>	ŌĒ	Q	See Figure 1		10	20	ns
<sup>t</sup> dis	ŌĒ↑	Q			8	20	ns
t <sub>en</sub>	1, 1/0	0, 1/0			12	25	ns
t <sub>dis</sub>	1, 1/0	0, 1/0			12	20	ns

 $<sup>^{\</sup>dagger}AII$  typical values are at VCC = 5 V,  $T_{\mbox{\scriptsize A}}$  = 25 °C.



 $<sup>^{\</sup>dagger}$  All typical values are V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\ddagger}$  For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. Set VO at 0.5 V to avoid test equipment ground degradation.

 $<sup>\</sup>P_{\text{fmax}} \text{ (with feedback) } = \frac{1}{t_{\text{su}} + t_{\text{pd}} \text{ (CLK to Q)}} \cdot f_{\text{max}} \text{ (without feedback) } = \frac{1}{t_{\text{w}} \text{ high } + t_{\text{w}} \text{ low}}$ 

fmax does not apply for TIBPAL20L8'

#### TIBPAL20L8-15C, TIBPAL20R4-15C, TIBPAL20R6-15C, TIBPAL20R8-15C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

## electrical characteristics over recommended free-air operating temperature range

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	7,00	$V_{CC} = 4.75 \text{ V},  I_{J} = -18 \text{ mA}$		-0.8	- 1.5	V
VoH		$V_{CC} = 4.75 \text{ V},  I_{OH} = -3.2 \text{ mA}$	2.4			V
VOL		V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 24 mA		0.3	0.5	V
	O, Q outputs				20	μА
lozh	I/O ports	$V_{CC} = 5.25 \text{ V},  V_{O} = 2.7 \text{ V}$			100	,,,,
	O, Q outputs	$V_{CC} = 5.25 \text{ V},  V_{O} = 0.4 \text{ V}$			- 20	μΑ
IOZL	I/O ports	VCC = 5.25 V, VO - 0.4 V			-0.25	mA
li.		$V_{CC} = 5.25 \text{ V},  V_{I} = 5.5 \text{ V}$			0.1	mA
лн‡		$V_{CC} = 5.25 \text{ V},  V_{I} = 2.7 \text{ V}$			25	μΑ
I <sub>IL</sub> ‡		$V_{CC} = 5.25 \text{ V},  V_{I} = 0.4 \text{ V}$			-0.25	mA
los		$V_{CC} = 5.25 \text{ V},  V_{O} = 0.5 \text{ V}$	- 30	- 70	- 130	mA
		V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0,		120	180	mA
Icc		Outputs open, OE at VIH				

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
PANAMETEN	with feedback			37	40		MHz
f <sub>max</sub> ¶	without feedback	7		45	50		IVITIZ
t <sub>pd</sub>	1, 1/0	0, 1/0			1.2	15	ns
t <sub>pd</sub>	CLK↑	Q	$R_1 = 200 \Omega, R2 = 390 \Omega,$		8	12	ns
	ŌĒ	Q	See Figure 1		10	15	ns
t <sub>en</sub>	ŌĒ↑	Q			8	12	ns
t <sub>en</sub>	1, 1/0	0, 1/0			12	18	ns
tdis	I, I/O	0, 1/0			12	15	ns

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

 $<sup>^{\</sup>dagger}$  All typical values are VCC = 5 V, TA = 25 °C.  $^{\ddagger}$  For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $<sup>\</sup>P_{f_{\mbox{max}}\mbox{ (with feedback)}} = \frac{1}{t_{\mbox{su}} + t_{\mbox{pd}}\mbox{ (CLK to Q)}} \cdot f_{\mbox{max}}\mbox{ (without feedback)} = \frac{1}{t_{\mbox{w}}\mbox{ high} + t_{\mbox{w}}\mbox{ lower}}$ 

fmax does not apply for TIBPAL20L8'


# TIBPAL20L8-20M, TIBPAL20R4-20M, TIBPAL20R6-20M, TIBPAL20R8-20M TIBPAL20L8-15C, TIBPAL20R4-15C, TIBPAL20R6-15C, TIBPAL20R8-15C HIGH-PERFORMANCE $IMPACT \sim PAL$ CIRCUITS

#### preload procedure for registered outputs (see Note 2)

The output registers of the TIBPAL2OR' can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With VCC at 5 V and pin 1 at VIL, raise pin 13 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V<sub>IL</sub>. Preload can be verified by observing the voltage level at the output pin.

#### preload waveforms (see Notes 2 and 3)



NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip carrier socket adapter is not used, pin numbers must be changed accordingly.

3.  $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns.}$  $V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$ 




# TIBPAL20L8-20M, TIBPAL20R4-20M, TIBPAL20R6-20M, TIBPAL20R8-20M TIBPAL20L8-15C, TIBPAL20R4-15C, TIBPAL20R6-15C, TIBPAL20R8-15C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS


#### programming information


Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.


## PARAMETER MEASUREMENT INFORMATION







VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: For M suffix, use voltage levels indicated in parentheses ( ), PRR  $\leq$  10 MHz,  $t_f = t_f \leq$  2 ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in brackets [ ], PRR  $\leq$  1 MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
  - E. Equivalent loads may be used for testing.

FIGURE 1



# TIBPAL20L8-25C, TIBPAL20R4-25C, TIBPAL20R6-25C, TIBPAL20R8-25C LOW-POWER HIGH PERFORMANCE IMPACT™ PAL® CIRCUITS

D2920, MAY 1987-REVISED AUGUST 1989

 Low-Power, High Performance Reduced ICC of 105 mA Max

fmax:

Without Feedback . . . 33 MHz Min With Feedback . . . 25 MHz Min tpd . . . 25 ns Max

- Direct Replacement for PAL20L8A, PAL20R4A, PAL20R6A, and PAL20R8A with at Least 50% Reduction in Power
- Preload Capability on Output Registers Simplifies
   Testing
- Power-Up Clear on Registered Devices (All Registered Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Package Options Include Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PAL 20L8	14	2	0	6
'PAL20B4	12	o	4 (3-state buffers)	4
'PAL20R6	12	0	6 (3-state buffers)	2
'PAL20R8	12	0	8 (3-state buffers)	0

#### description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest

TIBPAL20L8 JT OR NT PACKAGE (TOP VIEW) U 24 VCC 23 1 22 0 21 1/0 20 1/0 19 1/0 18 1/0 ] 1/0 17 16 1/0 hο 1 1 14 GND 12 13

TIBPAL20L8'
FN PACKAGE
(TOP VIEW)



NC - No internal connection

Pin assignments in operating mode

Advanced Low-Power Schottky<sup>†</sup> technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are also available for further reduction in board space.

In many cases, these low-power devices are fast enough to be used where the high-speed or "A" devices are used. From an overall system level, this can amount to a significant reduction in power consumption, with no sacrifice in speed.


All of the output registers are set to a low level during power-up, but the voltage levels at the output pins stay high. Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL20'C series is characterized from 0°C to 75°C.

IMPACT is a trademark of Texas Instruments Incorporated PAL is a registered trademark of Monolithic Memories Inc.

†Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.





NC-No internal connection


Pin assignments in operating mode




# TIBPAL20L8-25C, TIBPAL20R4-25C LOW-POWER HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

#### functional block diagrams (positive logic)

#### TIBPAL20L8



TIBPAL20R4




 $\sim$  denotes fused inputs




## functional block diagrams (positive logic)

#### TIBPAL20R6




TIBPAL20R8



denotes fused inputs



#### logic diagram (positive logic) INCREMENT 36 źο 28 32 12 16 ∕6 4 8 (23) FIRST FUSE 40 80 NUMBERS (22)120 160 200 240 ₩ 320 Ш (<u>21)</u> I/O 360 400 480 560 1(4) ₩ 640 680 (<u>20)</u> I/O 720 760 800 840 • • • ₩ 1 (5) 920 (<u>19)</u> 1/0 1000 1040 1080 1120 1160 1200 ₩ (<u>18)</u> I/O 1320 1360 1400 1440 1480 1520 (<u>7)</u> 1560 ₩ 1600 (<u>17)</u> I/O 1640 1680 1720 1760 1840 ₩



1960

2000

2080 2120 2160

2200

2280 2320 2360

2400 2440

2520

ı (<u>9)</u>




(<u>16)</u> I/O

(15) - O

(14)

(13)

མ






#### logic diagram (positive logic) CLK (1) INCREMENT 32 36 28 (23) 20 24 12 16 8 FIRST FUSE 0 NUMBERS 40 80 120 **FUSE** (2<u>2)</u> 1/0 200 240 320 (21) 400 ID 480 **-** C1 520 600 640 680 720 (20)ID - C1 840 880 ı (5) 920 960 (19) - Q 1000 1040 ID 1080 - C1 1160 $\coprod$ 1200 1280 (18) Q 1360 1400 1440 **-** C1 1520 1560 - (<u>1</u>7) Q 1640 1680 1720 ID 1760 > C1 1880 (16) Q 1960 ID 2040 2080 2120 • • • 2160 2280 <u>(15)</u> I/O 2320 2360 2400 (1<u>0)</u>r (14)(13)



Pin numbers shown are for JT and NT packages.





# TIBPAL20L8-25C, TIBPAL20R4-25C, TIBPAL20R6-25C, TIBPAL20R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)  Supply voltage, VCC (see Note 1)		
Supply voltage, Voc (see Note 1)	7 V	
Input voltage (see Note 1)	5.5 V	
Valence applied to a disabled output (see Note 1)	5.5 V	
Voltage applied to a distance despet (see 1991)	. 0°C to 75°C	
Operating free-all temperature range	65°C to 150°C	
Storage temperature range		

NOTE 1: These ratings apply except for programming pins during a programming cycle.

### recommended operating conditions

PARAMETER		1	MIN	NOM	MAX	UNIT
Supply voltage		4	.75	5	5.25	V
			2		5.5	V
					0.8	٧
					-3.2	mA
				-	24	mA
			0		33	MHz
Clock frequency	Lligh		15			ns
Pulse duration, clock						ns
	Low					ns
Hold time, input or feedback after CLK1					75	ns
Operating free-air temperature			0		/5	°C
	Supply voltage High-level input voltage Low-level input voltage High-level output current Low-level output current Clock frequency Pulse duration, clock Setup time, input or feedback before CLK†	Supply voltage High-level input voltage Low-level input voltage High-level output current Low-level output current Clock frequency Pulse duration, clock  Setup time, input or feedback before CLK† Hold time, input or feedback after CLK†	High-level input voltage  Low-level input voltage  High-level output current  Low-level output current  Clock frequency  Pulse duration, clock  Setup time, input or feedback before CLK†  Hold time, input or feedback after CLK†	Supply voltage         4.75           High-level input voltage         2           Low-level input voltage         Image: Comparison of the property of	Supply voltage	Supply voltage

 $f_{\mbox{clock}},\,t_{\mbox{w}},\,t_{\mbox{su}},\,\mbox{and}\,\,t_{\mbox{h}}$  do not apply for TIBPAL20L8'.

## TIBPAL20L8-25C, TIBPAL20R4-25C, TIBPAL20R6-25C, TIBPAL20R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

## electrical characteristics over recommended free-air operating temperature range

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 4.75 \text{ V},  I_{I} = -18 \text{ mA}$		-0.8	-1.5	V
VOH		$V_{CC} = 4.75 \text{ V},  I_{OH} = -3.2 \text{ mA}$	2.4	3.3		V
VOL		$V_{CC} = 4.75 \text{ V},  I_{OL} = 24 \text{ mA}$		0.3	0.5	v
lozh	O, Q outputs	Voc - 5 25 V V 0 7 V			20	- <u>·</u>
OZII	I/O ports	$V_{CC} = 5.25 \text{ V},  V_{O} = 2.7 \text{ V}$			100	μΑ
lozL	O, Q outputs	V 5.05.1/			- 20	μΑ
OZL	I/O ports	$V_{CC} = 5.25 \text{ V},  V_{O} = 0.4 \text{ V}$			-0.25	mA
կ		$V_{CC} = 5.25 \text{ V},  V_{I} = 5.5 \text{ V}$			0.1	mA
l <sub>H</sub> ‡		$V_{CC} = 5.25 \text{ V},  V_{I} = 2.7 \text{ V}$			20	μΑ
11L <sup>‡</sup>		$V_{CC} = 5.25 \text{ V},  V_{I} = 0.4 \text{ V}$			-0.2	mA
los§		$V_{CC} = 5.25 \text{ V},  V_{O} = 0$	- 30	- 70	- 130	mA
lcc		$V_{CC} = 5.25 \text{ V},  V_{I} = 0,$ Outputs open, $\overline{OE}$ at $V_{IH}$		75	105	mA

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
. •	with feedback			25		WAA	UNIT
f <sub>max</sub> ¶	without feedback				40		MHz
t <sub>pd</sub>	I, I/O	0, 1/0	1	33	50		
t <sub>pd</sub>	CLK†	Q	B. 200 0 B0 000 0	3	14	25	ns
	ŌĒ		$R_1 = 200 \Omega,  R_2 = 390 \Omega,$	2	10	15	ns
<sup>t</sup> en		Q	C <sub>L</sub> = 50 pF, See Figure 1	2	8	15	ns
<sup>t</sup> dis	<u> </u>	Q		2	8	15	ns
t <sub>en</sub>	I, I/O	0, 1/0		3	15	25	
<sup>t</sup> dis	I, I/O	0, 1/0			15	25	ns ns



For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second.

 $<sup>^{\</sup>dagger} All \ typical \ values \ are \ at \ V_{CC} \ = \ 5 \ V, \ T_{A} \ = \ 25 \ ^{\circ} C.$   $^{\dagger} f_{max} \ (with \ feedback) \ = \ \frac{1}{t_{su} \ + \ t_{pd} \ (CLK \ to \ Q)} \ ' \ f_{max} \ (without \ feedback) \ = \ \frac{1}{t_{w} \ high \ + \ t_{w} \ low}$ 

fmax does not apply for TIBPAL20L8'


### TIBPAL20L8-25C, TIBPAL20R4-25C, TIBPAL20R6-25C, TIBPAL20R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS


#### programming information


Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.


#### PARAMETER MEASUREMENT INFORMATION








**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

#### FIGURE 1




# TIBPAL20L8-25C, TIBPAL20R4-25C, TIBPAL20R6-25C, TIBPAL20R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

### preload procedure for registered outputs (see Note 2)

The output registers of the TIBPAL20R' can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With VCC at 5 V and pin 1 at VIL, raise pin 13 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V<sub>I</sub>L. Preload can be verified by observing the voltage level at the output pin.

#### preload waveforms (see Notes 2 and 3)



NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip carrier socket adapter is not used, pin numbers must be changed accordingly.

3.  $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns.}$  $V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$ 



# TIBPAL20L8-15CNL, TIBPAL20R4-15CNL, TIBPAL20R6-15CNL, TIBPAL20R8-15CNL TIBPAL20L8-25CNL, TIBPAL20R4-25CNL, TIBPAL20R8-25CNL HIGH-PERFORMANCE $IMPACT \rightarrow PAL$ © CIRCUITS

D3095, JANUARY 1988-REVISED AUGUST 1989

- High Performance: f<sub>max</sub>(w/o feedback)
   TIBPAL20R' -15 Series . . . 45 MHz
   TIBPAL20R' -25 Series . . . 33 MHz
- -15CNL Devices are Direct Replacements for MMI PAL20L8BCNL, PAL20R4BCNL, PAL20R6BCNL, and PAL20R8BCNL
- -25CNL Devices are Direct Replacements for MMI PAL20L8B-2CNL, PAL20R4B-2CNL, PAL20R6B-2CNL, and PAL20R8B-2CNL
- Power-up Clear on Registered Devices (All Registered Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Preload Capability on Output Registers Simplifies Testing

DEVICE	I INPUTS	3-STATE Q OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PAL20L8	14	2	0	6
'PAL20R4	12	0	4 (3-state buffers)	4
'PAL20R6	12	О	6 (3-state buffers)	2
'PAL 2088	12	0	8 (3-state buffers)	0

#### ordering information


Devices with the MMI chip-carrier pin-out shown here may be ordered by using the indicated part number with the NL suffix. Do not include the package suffix (FN).

#### description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky<sup>†</sup> technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are also available for further reduction in board space

IMPACT is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories Inc. \*Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.


#### TIBPAL20L8' . . . FN PACKAGE (TOP VIEW)




# TIBPAL20R4' . . . FN PACKAGE (TOP VIEW)



## TIBPAL20R6' . . . FN PACKAGE (TOP VIEW)



## TIBPAL20R8' . . . FN PACKAGE (TOP VIEW)



NC-No internal connection





#### description (continued)

Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL20' CNL series is characterized from 0°C to 75°C.

### functional block diagrams (positive logic)






denotes fused inputs




### functional block diagrams (positive logic)

#### TIBPAL20R6




TIBPAL20R8




denotes fused inputs





















#### TIBPAL20L8-15CNL, TIBPAL20R4-15CNL, TIBPAL20R6-15CNL, TIBPAL20R8-15CNL TIBPAL20L8-25CNL, TIBPAL20R4-25CNL, TIBPAL20R6-25CNL, TIBPAL20R8-25CNL HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
input voitage (see Note 1)	5.5.V
Voltage applied to a disable output (see Note 1)	E E V
Operating free-air temperature range	5.5 V
Storage temperature range	0°C to 75°C
Storage temperature range	650C to 1500C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

				-25CNL		-15CNL			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.75	5	5.25	4.75	5	5.25	V
VIH	High-level input voltage		2		5.5	2		5.5	V
VIL	Low-level input voltage				0.8	<del>-</del>		0.8	V
ЮН	High-level output current				-3.2			-3.2	
lOL	Low-level output current				24				mA
fclock	Clock frequency	* ***	- 0		33	0		24	mA
		High			- 33			45	MHz
tw	Pulse duration, clock		15			10			ns
		Low	15			12			ns
t <sub>su</sub>	Setup time, input or feedback before CLK1		25			15	10		ns
th	Hold time, input or feedback after CLK1		0			0			
TA	Operating free-air temperature		0		75	0		75	°C

<sup>†</sup>fclock, tw, tsu, and th do not apply for TIBPAL20L8'.



#### TIBPAL20L8-15CNL, TIBPAL20R4-15CNL TIBPAL20R6-15CNL, TIBPAL20R8-15CNL HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

# electrical characteristics over recommended free-air operating temperature range

				-15CNL		UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
14		$V_{CC} = 4.75 \text{ V},  I_{I} = -18 \text{ mA}$		-0.8	- 1.5	٧
VIK		$V_{CC} = 4.75 \text{ V},  I_{OH} = -3.2 \text{ mA}$	2.4			V
Voн		V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 24 mA		0.3	0.5	V
VOL	O, Q outputs				20	μΑ
JOZH		$V_{CC} = 5.25 \text{ V},  V_{O} = 2.7 \text{ V}$			100	J.,,
	I/O ports				- 20	μА
lozL	O, Q outputs	$V_{CC} = 5.25 \text{ V},  V_{O} = 0.4 \text{ V}$			-0.25	mA
	I/O ports	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V			0.1	mA
11 .		$V_{CC} = 5.25 \text{ V},  V_{1} = 2.7 \text{ V}$			25	μΑ
¹IH <sup>‡</sup>		$V_{CC} = 5.25 \text{ V},  V_{I} = 0.4 \text{ V}$			-0.25	mA
hL <sup>‡</sup>		$V_{CC} = 5.25 \text{ V},  V_{O} = 0$	-30	- 70	- 130	mA
los§		$V_{CC} = 5.25 \text{ V},  V_{I} = 0,$		120	180	mA
Icc		Outputs open, OE at VIH				

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

				1	-15CNL		UNIT
PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	ONIT
	With feedback			37	40		MHz
f <sub>max</sub> ¶		4		45	50		IVITIZ
max	Without feedback				12	15	ns
tpd	I, I/O	0, 1/0					
	CLK↑	a	$R_1 = 200 \Omega$ , $R_2 = 390 \Omega$ ,		8	12	ns
<sup>t</sup> pd			C <sub>I</sub> = 50 pF, See Figure 1		10	15	ns
ten	ŌĒ	u	CL = 50 pr, occ rigare :		8	. 12	ns
<sup>t</sup> dis	ŌĒ↑	Q					
	I, I/O	0, 1/0	1		12	18	ns
t <sub>en</sub>		0, 1/0	1		12	15	ns
tdis	1, 1/0	0, 1/0					

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

f<sub>max</sub> does not apply for TIBPAL20L8'



 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\ddagger}$  For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current. § Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second.

 $<sup>\</sup>P_{f_{\mbox{\footnotesize max}}} \mbox{ (with feedback)} = \frac{1}{t_{\mbox{\footnotesize su}} + t_{\mbox{\footnotesize pd}} \mbox{ (CLK to Q)}} \mbox{, } f_{\mbox{\footnotesize max}} \mbox{ (without feedback)} = \frac{1}{t_{\mbox{\footnotesize whigh}} + t_{\mbox{\footnotesize whigh}} + t_{\mbox$ 

## electrical characteristics over recommended free-air operating temperature range

	PARAMETER	TEST CONDITIONS		-25CNL			
V.			MIN	MIN TYP <sup>†</sup>		UNIT	
VIK		$V_{CC} = 4.75 \text{ V},  I_{I} = -18 \text{ mA}$		-0.8	-1.5	V	
VOH		$V_{CC} = 4.75 \text{ V},  I_{OH} = -3.2 \text{ mA}$	2.4	3.3		v	
VOL		$V_{CC} = 4.75 \text{ V},  I_{OL} = 24 \text{ mA}$		0.3	0.5	v	
lozh	O, Q outputs			0.0	20	⊢ <mark>`</mark>	
OZH	I/O ports	$V_{CC} = 5.25 \text{ V},  V_{O} = 2.7 \text{ V}$				μА	
	O, Q outputs				100		
IOZL	I/O ports	$V_{CC} = 5.25 \text{ V},  V_{O} = 0.4 \text{ V}$			- 20	μΑ	
l <sub>l</sub>		V = 05.1/			-0.25	mA	
<del></del>		$V_{CC} = 5.25 \text{ V},  V_{I} = 5.5 \text{ V}$			0.1	mA	
<u>ин‡</u>		$V_{CC} = 5.25 \text{ V},  V_{I} = 2.7 \text{ V}$			20	μΑ	
կ <u>լ</u> ‡		$V_{CC} = 5.25 \text{ V},  V_{I} = 0.4 \text{ V}$			-0.2	mA	
los§		$V_{CC} = 5.25 \text{ V},  V_{O} = 0$	-30	- 70		mA	
<sup>l</sup> cc		$V_{CC} = 5.25 \text{ V},  V_{I} = 0,$					
		Outputs open, OE at VIH		75	105	mΑ	

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS		-25CNL		
			TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
f <sub>max</sub> ¶	With feedback			25	40		
Illax	Without feedback			33	50		MHz
<sup>t</sup> pd	I, I/O	0, 1/0		3	14	25	ns
tpd	CLK↑	Q	$R_1 = 200 \Omega$ , $R_2 = 390 \Omega$ ,	1 2	10		
t <sub>en</sub>	ŌĒ	Q	·	<del></del>		15	ns
	ŌĒ↑		$C_L = 50 \text{ pF}$ , See Figure 1	2	8	15	ns
t <sub>dis</sub>		Q		2	8	15	ns
t <sub>en</sub>	1, 1/0	0, 1/0		3	15	25	ns
<sup>t</sup> dis	1, 1/0	0, 1/0		3	15	25	ns



 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, TA = 25 °C.  $^{\ddagger}$  For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second.

 $<sup>^{\</sup>dagger}\text{All typical values are at V}_{CC} = 5 \text{ V, T}_{A} = 25 ^{\circ}\text{C.}$   $^{\dagger}\text{f}_{\text{max}} \text{ (with feedback)} = \frac{1}{t_{\text{su}} + t_{\text{pd}} \text{ (CLK to Q)}} \text{, f}_{\text{max}} \text{ (without feedback)} = \frac{1}{t_{\text{w}} \text{ high } + t_{\text{w}} \text{ low}}$ 

fmax does not apply for TIBPAL20L8'.


#### TIBPAL20L8-15CNL, TIBPAL20R4-15CNL, TIBPAL20R6-15CNL, TIBPAL20R8-15CNL TIBPAL20L8-25CNL, TIBPAL20R4-25CNL, TIBPAL20R6-25CNL, TIBPAL20R8-25CNL HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

## preload procedure for registered outputs (see Note 2)

The output registers of the TIBPAL20R' can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- With VCC at 5 V and pin 1 at VIL, raise pin 13 to VIHH.
- Apply either VIL or VIH to the output corresponding to the register to be preloaded. Step 2.
- Pulse pin 1, clocking in preload data. Step 3.
- Remove output voltage, then lower pin 13 to VIL. Preload can be verified by observing the voltage Step 4. level at the output pin.

#### preload waveforms (see Notes 2 and 3)



NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip carrier socket adapter is not used, pin numbers must be changed accordingly.

3.  $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns.}$ V<sub>IHH</sub> = 10.25 V to 10.75 V.




#### TIBPAL20L8-15CNL, TIBPAL20R4-15CNL, TIBPAL20R6-15CNL, TIBPAL20R8-15CNL TIBPAL20L8-25CNL, TIBPAL20R4-25CNL, TIBPAL20R6-25CNL, TIBPAL20R8-25CNL HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

#### programming information


Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

### PARAMETER MEASUREMENT INFORMATION





LOAD CIRCUIT FOR THREE-STATE OUTPUTS





**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS


- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

#### FIGURE 1



### TIBPAL22V10AM, TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE *IMPACT™* PROGRAMMABLE ARRAY LOGIC

D2943, OCTOBER 1986-REVISED AUGUST 1989



NC-No internal connection
Pin assignments in operating mode

#### description

Carriers

The TIBPAL22V10 and TIPPAL22V10A are programmable array logic devices featuring high speed and functional equivalency when compared to presently available devices. They are implemented with the familiar sum-of-products (AND-OR) logic structure featuring the new concept "Programmable Output Logic Macrocell". These IMPACT™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable high-performance substitutes for conventional TTL logic.

These devices contain up to 22 inputs and 10 outputs. They incorporate the unique capability of defining and programming the architecture of each output on an individual basis. Outputs may be registered or nonregistered and inverting or noninverting as shown in the output logic macrocell diagram. The ten potential outputs are enabled through the use of individual product terms.

IMPACT is a trademark of Texas Instruments Incorporated.

Ceramic Dual-In-Line Packages and Chip

**Functionally Equivalent to AMDs** 

AMPAL22V10 and AMPAL22V10A



### TIBPAL22V10AM, TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE *IMPACT* PROGRAMMABLE ARRAY LOGIC

Further advantages can be seen in the introduction of variable product term distribution. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This variable allocation of terms allows far more complex functions to be implemented than in previously available devices.

Circuit design is enhanced by the addition of a synchronous set and an asynchronous reset product term. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0. The output logic level after set or reset depends on the polarity selected during programming. Output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during product testing.

With features such as programmable output logic macrocells and variable product term distribution, the TIBPAL22V10 and TIBPAL22V10A offer quick design and development of custom LSI functions with complexities of 500 to 800 equivalent gates. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs are possible.


A power-up clear function is supplied that forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active-low power-up with their outputs high. Registered outputs selected as active-high power-up with their outputs low.

A single security fuse is provided on each device to discourage unauthorized copying of fuse patterns. Once blown, the verification circuitry is disabled and all other fuses will appear to be open.

The M suffix devices are characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to  $125\,^{\circ}$ C. The C suffix devices are characterized for operation from  $0\,^{\circ}$ C to  $75\,^{\circ}$ C.



### TIBPAL22V10AM, TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE *IMPACT™* PROGRAMMABLE ARRAY LOGIC





functional block diagram (positive logic) SET 15 RESET 44x132 OUTPUT LOGIC **← →** I/O/Q EN MACROCELL 10 **← →**-I/O/Q ΕN 12 22 CLK/I **← →** I/O/Q ΕN 14 **← →** I/O/Q ΕN 16 -**--**I/O/Q ΕN 16 1 11 22 **←** I/O/Q 10 EN 14 **←** I/O/Q ΕN 12 ) <del>• • •</del> Ι/Ο/Ω ΕN 10 **← →** I/O/Q ΕN 8

10

**→**I/O/Q


10

 $\sim$  denotes fused inputs


Data Sheets

# TIBPAL22V10AM, TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE *IMPACT™* PROGRAMMABLE ARRAY LOGIC











REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT

REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT





I/O FEEDBACK, COMBINATIONAL, ACTIVE-LOW OUTPUT

I/O FEEDBACK, COMBINATIONAL, ACTIVE-HIGH OUTPUT

#### MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

FUSE S	SELECT	FFFDDAOK AND		
S1	S0	FEEDBACK AND	OUTPUT CONF	IGURATION
0	0	Register feedback	Registered	Active low
0	1	Register feedback	Registered	Active high
1	0	I/O feedback	Combinational	
1	1		Combinational	1

0 = unblown fuse, 1 = blown fuse

## FIGURE 1. RESULTANT MACROCELL FEEDBACK AND OUTPUT LOGIC AFTER PROGRAMMING

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage (see Note 1)
Input voltage (see Note 1)
-55°C to 125°C
C SUITIX
Storage temperature range

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a pre-load cycle.



S1 and S0 are select-function fuses as shown in the output logic macrocell diagram.

# HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

### recommended operating conditions

	mended operating co		TI	TIBPAL22V10AM		
			MI	NOM	MAX	UNIT
			4.	5 5	5.5	٧
cc_	Supply voltage			2	5.5	V
'IH	High-level input voltage				0.8	V
'IL	Low-level input voltage				- 2	mA
ОН	High-level output current				12	mA
OL	Low-level output current				22	МН
clock	Clock frequency <sup>†</sup>			0		
CIOUN		Clock high or low		0		ns
w	Pulse duration	Asynchronous Reset high or low				<del> </del>
		Input		5		1
		Feedback	2	5		ns
su	Setup time before clock1	Synchronous Set	2	5		4
		Asynchronous Reset low (inactive)		0		
				0		ns
h	Hold time, input, set, or fe		-!	55	125	٥C
TΑ	Operating free-air temperat	ture				

# electrical characteristics over recommended operating free-air temperature range

	ensues over recommendation	TIBP	AL22V1	0AM	UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	ONT
	10 1			-1.2	V
VIK	$V_{CC} = 4.5 \text{ V},  I_{I} = -18 \text{ mA}$	2.4	3.5		V
∕oн	$V_{CC} = 4.5 \text{ V},  I_{OH} = -2 \text{ mA}$		0.25	0.5	V
√OL	$V_{CC} = 4.5 \text{ V},  I_{OL} = 12 \text{ mA}$		0.20	0.1	mA
OZH	$V_{CC} = 5.5 \text{ V},  V_{O} = 2.7 \text{ V}$			- 100	1110
Any output					μΑ
OZL Any I/O	$V_{CC} = 5.5 \text{ V},  V_{O} = 0.4 \text{ V}$			- 250	<del></del>
Any I/O	$V_{CC} = 5.5 \text{ V},  V_{I} = 5.5 \text{ V}$			1	mA
	VCC STORY			25	μΑ
IĤ	$V_{CC} = 5.5 \text{ V},  V_1 = 2.7 \text{ V}$			-0.25	mA
IL	$V_{CC} = 5.5 \text{ V},  V_{I} = 0.4 \text{ V}$	-30		-90	mA
os§	$V_{CC} = 5.5 \text{ V},  V_{O} = 0.5 \text{ V}$		120	180	mA
CC	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = GND, Outputs open		120		

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				TIBP	0AM	UNIT	
PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	ONI
				22			MHz
f <sub>max</sub> †	With feedback				15	30	ns
t <sub>pd</sub>	1, 1/0	1/0	$R1 = 390 \Omega$			35	ns
	I, I/O (reset)	Q	$R2 = 750 \Omega_{r}$		15		
t <sub>pd</sub>		0	R2 = 750 u	1	10	20	ns
t <sub>pd</sub>	Clock	- u	See Figure 2		15	30	ns
t <sub>en</sub>	1, 1/0	Q			15	30	ns
tdis	1, 1/0	Q			13	- 30	1 .10

<sup>,</sup>  $f_{\mbox{\scriptsize max}}$  and  $f_{\mbox{\scriptsize clock}}$  without feedback can be calculated as  $f_{\mbox{\scriptsize max}}$  and  $^{\dagger}f_{max}$  and  $f_{clock}$  (with feedback) =  $t_{su} + t_{pd}$  (CLK to Q)

 $<sup>\</sup>frac{1}{2}$  Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test problems caused by test equipment ground degradation.



fclock (without feedback) =  $t_W$  high +  $t_W$  low

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

## TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

### recommended operating conditions

			TIBPAL22V10C			TIBPAL22V10AC			
1/			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	4.5	5	5.25	V
VIH	High-level input voltage		2		5.5	2		5.5	
VIL	Low-level input voltage		<del>                                     </del>		0.8				V
Іон	High-level output current		+					0.8	V
lOL	Low-level output current				-3.2			- 3.2	mA
fclock	Clock frequency†				16			16	mA
CIOCK	Clock frequency.				18			28.5	MHz
tw	Pulse duration	Clock high or low	25			15			
		Asynchronous Reset high or low	35			25			ns
		Input	30		+	20			
t <sub>su</sub>	Setup time before clock↑	Feedback	30						
'su	Setup time before clock!	Synchronous Set	30			20			ns
		Asynchronous Reset low (inactive)				20			. 113
th	Hold time, input, set, or fe	Asynchronous Reset low (inactive)	35			25			
	Operation for a six	edback after clock?	0			0			ns
TA	Operating free-air temperat	ure	0		75	0		75	°C

# electrical characteristics over recommended operating free-air temperature range

PARAMETER		TE	ST CONDITION	NS	TIB	PAL22V		TIBE	AL22V	10AC	
VIK	V- 4.75 V				MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	רואט
		$V_{CC} = 4.75 \text{ V},$					-1.2			-1.2	V
Vон		$V_{CC} = 4.75 \text{ V},$		2 mA	2.4	3.5		2.4	3.5		V
VOL		$V_{CC} = 4.75 \text{ V},$	OL			0.35	0.5		0.35	0.5	V
lozh		$V_{CC} = 5.25 \text{ V},$	$V_0 = 2.7 V$				0.1		0.00	0.1	mA
lozL	Any output	$V_{CC} = 5.25 V,$	Vo = 0.4 V				- 100			- 100	IIIA
1.	Any I/O						- 250			- 250	μΑ
<u> </u>		$V_{CC} = 5.25 \text{ V},$					1			1	mA
<u>ин</u>		$V_{CC} = 5.25 \text{ V},$					25			25	μΑ
IIL .		$V_{CC} = 5.25 \text{ V},$					-0.25			-0.25	mA
los⁵		$V_{CC} = 5.25 \text{ V},$	$V_0 = 0.5 V$		- 30		- 90	- 30			
lcc		$V_{CC} = 5.25 \text{ V},$	$V_1 = GND$ ,	Outputs open		120		30		- 90	mA
			·1 GHD,	Outputs open		120	180		120	180	m/

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM	FROM TO		TIB	PAL22V	10C	TIBE	AL22V1	0AC	
	With feedback	lhaak	CONDITIONS	MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
max '				18			28.5			MHz
tpd .	1, 1/0	I/O	$R1 = 300 \Omega$		15	35		15	25	ns
<sup>t</sup> pd	I, I/O (reset)	<u> </u>	1		15	40		15	30	ns
<sup>t</sup> pd	Clock	Q	$R2 = 390 \Omega,$		10	25		10	15	
t <sub>en</sub>	I, I/O	Q	See Figure 2	<u> </u>	15	35				ns
<sup>t</sup> dis	1, 1/0	Q	7	<b></b>	15			15	25	ns
and full				L	15	35		15	25	ns

 $<sup>\</sup>overline{t_{\text{SU}} + t_{\text{pd}}}$  (CLK to Q) ,  $f_{\text{max}}$  and  $f_{\text{clock}}$  without feedback can be calculated as  $f_{\text{max}}$  and

<sup>§</sup>Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set Vo at 0.5 V to avoid test problems caused by test equipment ground degradation.



fclock (without feedback) =

 $t_{\rm W}$  high +  $t_{\rm W}$  low  $^{\ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.


## TIBPAL22V10AM, TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

# preload procedure for registered outputs (see Note 2)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With  $V_{CC}$  at 5 volts and pin 1 at  $V_{IL}$ , raise pin 13 to  $V_{IHH}$ .
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to VIL. Preload can be verified by observing the voltage level at the output pin.

## preload waveforms (see Notes 2 and 3)




- NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip carrier socket adapter is not used, pin numbers must be changed accordingly.
  - 3.  $t_d = t_{SU} = t_W = 100$  ns to 1000 ns.  $V_{IHH} = 10.25$  V to 10.75 V.

## TIBPAL22V10AM, TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE *IMPACT™* PROGRAMMABLE ARRAY LOGIC

#### power-up reset

Following power-up, all registers are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the VCC's rise be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.

#### power-up reset waveforms



<sup>&</sup>lt;sup>†</sup> This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data. <sup>‡</sup> This is the setup time for input or feedback.

#### programming information


Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.




## TIBPAL22V10AM, TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC


## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR 3-STATE OUTPUTS




#### VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES



#### **VOLTAGE WAVEFORMS** PULSE DURATIONS



#### VOLTAGE WAVEFORMS **ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS**

NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ 

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: For M suffix, use the voltage levels indicated in parentheses ( ), PRR < 10 MHz,  $t_r$  and  $t_t \le 2$  ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in brackets [], PRR  $\le 1$  MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be fused for testing

FIGURE 2




#### Second-Generation PAL Architecture

• Choice of Operating Speeds

TIBPAL22V10-15C . . . 15 ns Max TIBPAL22V10-20M . . . 20 ns Max


- Increased Logic Power up to 22 Inputs and 10 Outputs
- Increased Product Terms Average of 12 per Output
- Variable Product Term Distribution Allows More Complex Functions to be Implemented
- Each Output Is User Programmable for Registered or Combinatorial Operation, Polarity, and Output Enable Control
- Power-Up Clear on Registered Outputs
- TTL-Level Preload for Improved Testability
- Extra Terms Provide Logical Synchronous Set and Asynchronous Reset Capability
- Fast Programming, High Programming Yield, and Unsurpassed Reliability Ensured Using Ti-W Fuses
- AC and DC Testing Done at the Factory Utilizing Special Designed-In Test Features
- Dependable Texas Instruments Quality and Reliability
- Package Options Include Plastic and Ceramic Dual-In-Line Packages and Chip Carriers



TIBPAL22V10-20BM, TIBPAL22V10-15BC



M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



NC —No internal connection
Pin assignments in operating mode

## description

The TIBPAL22V10-15BC and TIBPAL22V10-20BM are programmable array logic devices featuring high speed and funcional equivalency when compared to presently available devices. They are implemented with the familiar sum-of-products (AND-OR) logic structure featuring the new concept "Programmable Output Logic Macrocell". These IMPACT-X<sup>TM</sup> circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic.

These devices contain up to 22 inputs and 10 outputs. They incorporate the unique capability of defining and programming the architecture of each output on an individual basis. Outputs may be registered or nonregistered and inverting or noninverting as shown in the output logic macrocell diagram. The ten potential outputs are enabled through the use of individual product terms.

Further advantages can be seen in the introduction of variable product term distribution. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This variable allocation of terms allows far more complex functions to be implemented than in previously available devices.

IMPACT-X is a trademark of Texas Instruments Incorporated

## description (continued)

Circuit design is enhanced by the addition of a synchronous set and an asynchronous reset product term. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0. The output logic level after set or reset depends on the polarity selected during programming. Output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during product testing.


With features such as programmable output logic macrocells and variable product term distribution, the TIBPAL22V10' offers quick design and development of custom LSI functions with complexities of 500 to 800 equivalent gates. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs are possible.

A power-up clear function is supplied that forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active-low power-up with their outputs high. Registered outputs selected as active-high power-up with their outputs low.

A single security fuse is provided on each device to discourage unauthorized copying of fuse patterns. Once blown, the verification circuitry is disabled and all other fuses will appear to be open.

The M suffix devices are characterized for operation over the full military temperature range of –55°C to 125°C. The C suffix devices are characterized for operation from 0°C to 75°C.






Fuse Number = First Fuse Number + Increment Inside each MACROCELL the "P" fuse is the polarity fuse and the "R" fuse is the register fuse.





# functional block diagram (positive logic)




 $\sim$  denotes fused inputs

## output logic macrocell diagram









REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT

REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT





I/O FEEDBACK, COMBINATIONAL, ACTIVE-LOW OUTPUT

I/O FEEDBACK, COMBINATIONAL, ACTIVE-HIGH OUTPUT

FUSE SELECT		FFFFFFFF		<del></del>	
S1	S0	FEEDBACK AND OUTPUT CONFIGURATION			
0	0	Register feedback	Registered	Active low	
0	1	Register feedback	Registered	Active high	
1	0	I/O feedback	Combinational	Active low	
1	1	I/O feedback	Combinational	Active high	

0 = unblown fuse, 1 = blown fuse

FIGURE 1. RESULTANT MACROCELL FEEDBACK AND OUTPUT LOGIC AFTER PROGRAMMING

<sup>\$1</sup> and \$0 are select-function fuses as shown in the output logic macrocell diagram.

## TIBPAL22V10-20BM HIGH-PERFORMANCE *IMPACT-X™* PROGRAMMABLE ARRAY LOGIC

absolute maximum ratings over operating free-air temperature range	(unless otherwise noted)
absolute maximum rulings 1	7 V
Supply voltage, V <sub>CC</sub> (see Note 1)	5.5 V
Input voltage (see Note 1)	55 V
O	= 33 0 10 123 0
Storage temperature range	
Storage temperature range	

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

# recommended operating conditions

			MIN	NOM	MAX	UNIT	
			4.5	5	5.5	V	
V <sub>CC</sub>	Supply voltage		2		5.5	V	
$V_{iH}$	High-level input voltage				0.8	V	
VIL	Low-level input voltage				-2	mA	
Гон	High-level output current					mA	
loL	Low-level output current				12	mA	
·OL		Clock high or low				ns	
t <sub>w</sub>	Pulse duration	Asynchronous Reset high or low				110	
		Input					
		Feedback				ns	
t <sub>su</sub>	Setup time before clock↑ <sup>↑</sup>	Synchronous Preset					
		Asynchronous Reset low (inactive)					
	Hold time, input, set, or feedback after clock					ns	
th			-55		125	°C	
T <sub>A</sub>	Operating free-air temperature	this are to of 1 MUz					

<sup>†</sup> The values for this parameter can only be obtained with a pulse repetition rate of 1 MHz.

# electrical characteristics over recommended operating free-air temperature range

P/	ARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA				-1.2	
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -2 mA		2.4	3.5	-1.2	V.
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA			0.25	0.5	V
lozн		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			0.23		
OZL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-	0.1 -0.1	mA
1		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V				-0.1	mA
lн		$V_{CC} = 5.5 \text{ V},$	V <sub>1</sub> = 2.7 V				05	mA
	CLK						25	μA
IL	All others	V <sub>CC</sub> = 5.5 V,	$V_i = 0.4 \text{ V}$				-0.15	mA
os <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V		-30		-0.1	
CC		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = GND,	Outputs open	-30		-90	mA
D <sub>i</sub>		f = 1 MHz,	V <sub>I</sub> = 2 V	Outputs open			180	mA
Ç <sub>0</sub>		f = 1 MHz,	V <sub>0</sub> = 2 V					pF
All typi	cal values are at )	/ 5 V T 25°C	3 - 1					рF

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
f <sub>max</sub> §	External	feedback				
t <sub>pd</sub>	1, 1/0	1/0	R1 = 390 $\Omega$ ,			MHz
t <sub>pd</sub>	I, I/O (reset)	Q	$R2 = 750 \Omega$			ns
t <sub>pd</sub>	Clock	Q	See Figure 2			ns
t <sub>en</sub>	I, I/O	I/O, Q				ns
t <sub>dis</sub>	I, I/O	I/O, Q				ns
						ns

 $<sup>^{\</sup>S}$  f<sub>max</sub> (with feedback) =  $\frac{1}{t_{su} + t_{pd} (CLK to Q)}$ 

<sup>&</sup>lt;sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V<sub>O</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

# TIBPAL22V10-15BC HIGH-PERFORMANCE $\mathit{IMPACT-X^{TM}}$ PROGRAMMABLE ARRAY LOGIC

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)	

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage (see Note 1)	5.5 V
Input voltage (see Note 1)	5.5.V
Voltage applied to a disabled output (see Note 1)	
Operating free air temperature range	0°C to /5°C
Storage temperature range	−65°C to 150°C
Storage temperature range	

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

## recommended operating conditions

			MIN	NOM	MAX	UNIT
1/	Supply voltage		4.75	. 5	5.25	V
V <sub>CC</sub>	High-level input voltage		2		5.5	V
V <sub>IH</sub>	Low-level input voltage				0.8	ν.
V <sub>IL</sub>					-3.2	mA
Іон	High-level output current				16	mA
loL	Low-level output current	Clock high or low	10			
t <sub>w</sub>	Pulse duration	Asynchronous Reset high or low	15			ns
		Input	13			ns
		Feedback	13	1		
$t_{su}$	Setup time before clock↑ <sup>†</sup>	Synchronous Preset	13			
		Asynchronous Reset low (inactive)	15			
	Hold time, input, set, or feedback after clock		0			ns
t <sub>h</sub>	Operating free-air temperature		0		75	°C
TA	Operating free-all temperature					

 $<sup>\</sup>ensuremath{^{\dagger}}$  The values for this parameter can only be obtained with a pulse repetition rate of 1 MHz.

# electrical characteristics over recommended operating free-air temperature range

PARAMETER		R TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.75 V,	I <sub>I</sub> = -18 mA		-		-1.2	V
$V_{OH}$		V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -3.2 mA		2.4	3.5	1.2	
$V_{OL}$		V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 16 mA		- 2.7	0.35	0.5	V
lozh		$V_{CC} = 5.25 \text{ V},$	V <sub>O</sub> = 2.7 V			0.33		
		V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.4 V				0.1	mA
l <sub>l</sub>		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.5 V				-0.1	mA
l <sub>iH</sub>		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V				1	mA
	CLK	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.4 V				25	μΑ
IIL	All others						-0.15	mA
los‡	3	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.5 V		20		-0.1	
lcc		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = GND.	Outputs open	-30		-90	mA
Ci		f = 1 MHz,	V <sub>1</sub> = 2 V	Outputs open			180	mA
C <sub>o</sub>		f = 1 MHz,	V <sub>O</sub> = 2 V					pF
All typi	cal values are at 1	/ F.V.T 0500						рF

 $<sup>^{\</sup>mathsf{T}}$  All typical values are at  $V_{\mathsf{CC}}$  = 5 V,  $\mathsf{T}_{\mathsf{A}}$  = 25°C.

# $switching\ characteristics\ over\ recommended\ ranges\ of\ supply\ voltage\ and\ operating\ free-air\ temperature\ (unless\ otherwise\ noted)$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
f <sub>max</sub> §	External f	eedback		40		MHz
t <sub>pd</sub>	1, 1/0	I/O			15	
t <sub>pd</sub>	I, I/O (reset)	Q	R1 = 300 $Ω$ .			ns
t <sub>pd</sub>	Clock	Q	$R2 = 390 \Omega$		20	ns
t <sub>pd</sub>	Clock	1/0	· · · · · · · · · · · · · · · · · · ·		12	ns
t <sub>en</sub>	1, 1/0		See Figure 2		22	ns
		I/O, Q		L	15	ns
t <sub>dis</sub>	I, I/O	I/O, Q			15	ns


 $<sup>^{\</sup>S}$  f<sub>max</sub> (with feedback) =  $\frac{1}{t_{su} + t_{pd} (CLK to Q)}$ 

<sup>\*</sup> Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. V<sub>0</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

#### power-up reset

Following power-up, all registers are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of V<sub>CC</sub> be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.

## power-up reset waveforms



<sup>†</sup> This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

## programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

<sup>‡</sup> This is the setup time for input or feedback.


# TIBPAL22V10-20BM, TIBPAL22V10-15BC HIGH-PERFORMANCE IMPACT-XTM PROGRAMMABLE ARRAY LOGIC

## preload procedure for registered outputs (see Note 2)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to setup through the entire state-machine sequence. Each register is preloaded individually by following the steps given below:

- Step 1. With  $V_{\mbox{\footnotesize CC}}$  at 5 V and pin 1 at  $V_{\mbox{\footnotesize IL}},$  raise pin 13 to  $V_{\mbox{\footnotesize IHH}}.$
- Step 2. Apply either V<sub>IL</sub> or V<sub>IH</sub> to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V<sub>IL</sub>. Preload can be verified by observing the voltage level at the output pin.

## preload waveforms (see Notes 2 and 3)




NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip-carrier socket adapter is not used, pin numbers must be changed


3.  $t_{d} = t_{su} = t_{w}$  = 100 ns to 1000 ns.  $V_{IHH}$  = 10.25 V to 10.75 V.




## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR 3-STATE OUTPUTS



#### VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A.  $C_{l}$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .

- B. All input pulses have the following characteristics: For M suffix, use the voltage levels indicated in parentheses (), PRR ≤ 10 MHz, t, and t, ≤2 ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in brackets [] PRR ≤ 1 MHz, t, = t, = 2 ns, duty cycle = 50%.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.

FIGURE 2



## TIBPAL22VP10-25M, TIBPAL22VP10-20C HIGH-PERFORMANCE *IMPACT™* PROGRAMMABLE ARRAY LOGIC


D2943, FEBRUARY 1987-REVISED OCTOBER 1989

- Functionally Equivalent to the TIBPAL22V10/10A, with Additional Feedback Paths in the Output Logic Macrocell
- Choice of Operating Speeds: TIBPAL22VP10-20C . . . 20 ns Max TIBPAL22VP10-25M . . . 25 ns Max
- Variable Product Term Distribution Allows
   More Complex Functions to be Implemented
- Polarity of Each Output is Programmable
- TTL-Level Preload for Improved Testability
- Extra Terms Provide Logical Synchronous Set and Asynchronous Reset Capability
- Fast Programming, High Programming Yield, and Unsurpassed Reliability Ensured Using Ti-W Fuses
- AC and DC Testing Done at the Factory Utilizing Special Designed-In Test Features
- Dependable Texas Instruments Quality and Reliability
- Package Options Include Plastic and Ceramic Dual-In-Line Packages and Chip Carriers


#### description

The TIBPAL22VP10 is equivalent to the TIBPAL22V10A but offers additional flexibility in the output structure. The improved output macrocell uses the registered outputs as inputs when in a high-impedance condition. This provides two additional output configurations for a total of six possible macrocell configurations all of which are shown in Figure 1.

M SUFFIX . . . JT PACKAGE C SUFFIX . . . NT PACKAGE (TOP VIEW)



M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

Pin assignments in operating mode

The device contains up to twenty-two inputs and ten outputs. It defines and programs the architecture of each output on an individual basis. Outputs may be registered or nonregistered and inverting or noninverting. In addition, the data may be fed back into the array from either the register or the I/O port. The ten potential outputs are enabled through the use of individual product terms.

Further advantages can be seen in the introduction of variable product term distribution. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This variable allocation of terms allows far more complex functions to be implemented than in previously available devices.

IMPACT is a trademark of Texas Instruments Incorporated.



Circuit design is enhanced by the addition of a synchronous set and an asynchronous reset product term. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0. The output logic level after set or reset depends on the polarity selected during programming. Output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during product testing.

With features such as programmable output logic macrocells and variable product terms, the TIBPAL22VP10 offers quick design and development of custom LSI functions with complexities of 500 to 800 equivalent gates. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs are possible.


A power-up clear function is supplied that forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active-low power-up with their outputs high. Registered outputs selected as active-high power-up with their outputs low.

A single security fuse is provided on each device to discourage unauthorized copying of fuse patterns. Once blown, the verification circuitry is disabled and all other fuses will appear to be open.

The TIBPAL22VP10-25M is characterized for operation over the full military temperature range of -55 °C to 125 °C. The TIBPAL22VP10-20C is characterized for operation from 0 °C to 75 °C.




## TIBPAL22VP10-25M, TIBPAL22VP10-20C HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC



 $\sim$  denotes fused inputs

## logic diagram (positive logic)




Fuse Number = First Fuse Number - Increment Inside each MACROCELL, the "P" fuse is the polarity fuse and the "R" fuse is the register fuse.




## TIBPAL22VP10-25M, TIBPAL22VP10-20C HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

#### output logic macrocell diagram



<sup>†</sup> This fuse is unique to the Texas Instruments TIBPAL22VP10A. It allows feedback from the I/O port using registered outputs as shown in the macrocell fusing logic function table.



<sup>&</sup>lt;sup>†</sup> These configurations are unique to the TIBPAL22VP10 and provide added flexibility when comparing it to the TIBPAL22V10 or TIBPAL22V10A.

FIGURE 1. RESULTANT MACROCELL FEEDBACK AND OUTPUT LOGIC AFTER PROGRAMMING

## TIBPAL22VP10-25M, TIBPAL22VP10-20C HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

#### MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

PROGRAM-FUSE SELECT			FEEDBACK AND OUTPUT CONFIGURATION			
S2	S1	S0	FEEDBACK AND OUTFOI CONFIGURATION			
0	0	0	Register feedback	Registered	Active low	
0 '	0	1	Register feedback	Registered	Active high	
1	0	0	I/O feedback	Registered	Active low	
1	0	1	I/O feedback	Registered	Active high	
X	1	0	I/O feedback	Combinational	Active low	
X	1	1	I/O feedback	Combinational	Active high	

0 = unblown fuse, 1 = blown fuse, X = unblown or blown fuseS2, S1, and S0 are select-function fuses as shown in the output logic macrocell

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to a disabled output (see Note 1)	
Operating free-air temperature range: TIBPAL22VP10-25M	-55°C to 125°C
TIBPAL22VP10-20C	0°C to 75°C
Storage temperature range	-65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a pre-load cycle.

#### recommended operating conditions

			TIBPA	L22VP1	0-25M	TIBPAL22VP10-20C			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	ONII
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2		5.5	2		5.5	V.
VIL	Low-level input voltage				0.8			0.8	V
IOH	High-level output current				- 2			-3.2	mA
IOL	Low-level output current				12			16	mA
fclock	Clock frequency <sup>†</sup>				25			37	MHz
	6.1	Clock high or low	20			10			ns
<sup>t</sup> w	Pulse duration	Reset high	30			20			115
		Input	25			15			
		Feedback	25			15			ns
t <sub>su</sub>	Setup time before clock1	Preset	25			15			l lis
		Reset low (inactive)	30			20			
th	Hold time, input, preset, or	feedback after clock1	0			0			ns
TA	Operating free-air temperatu	re	- 55		125	0		75	°C

 $<sup>^{\</sup>dagger} f_{clock} \ (with \ feedback) \ = \ \frac{1}{t_{SU} \ + \ t_{pd} \ (CLK \ to \ Q)} \ , \ f_{clock} \ without \ feedback \ can \ be \ calculated \ as$ 

$$f_{clock}$$
 (without feedback) =  $\frac{1}{t_W \text{ high } + t_W \text{ low}}$ 



### electrical characteristics over recommended operating free-air temperature range

	PARAMETER		TEST CONDITION	S	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 4.5 V$ ,	$I_{\parallel} = -18 \text{ mA}$				-1.2	V
VOH		$V_{CC} = 4.5 V$ ,	$I_{OH} = -2 \text{ mA}$		2.4	3.5		V
VOL		$V_{CC} = 4.5 V$ ,	$I_{OL} = 12 \text{ mA}$			0.25	0.5	V
lozh		$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$				0.1	mA
IOZL	Any output	V <sub>CC</sub> = 5.5 V,	V 0.4.V				- 100	
'UZL	Any I/O	VCC = 5.5 V,	$V_0 = 0.4 V$				- 250	μΑ
lj		$V_{CC} = 5.5 V$ ,	$V_1 = 5.5 V$				1	mA
ΊΗ		$V_{CC} = 5.5 V$ ,	$V_{I} = 2.7 V$				25	μΑ
IIL		$V_{CC} = 5.5 V$ ,	$V_I = 0.4 V$				-0.25	mA
los‡		$V_{CC} = 5.5 V,$	$V_0 = 0.5 V$		-30		- 90	mA
ICC		$V_{CC} = 5.5 V,$	$V_I = GND$ ,	Outputs open		140	220	mA

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
f <sub>max</sub> §				25	50		MHz
<sup>t</sup> pd	I, I/O	I/O	$C_L = 50 pF$ ,		12	25	ns
t <sub>pd</sub>	I, I/O (reset)	Q	R1 = 390 $\Omega$ ,		12	25	ns
<sup>t</sup> pd	Clock	Q	$R2 = 750 \Omega,$		8	15	ns
t <sub>en</sub>	1, 1/0	Q	See Figure 2		12	25	ns
<sup>t</sup> dis	I, I/O	Q			. 12	25	ns

$$f_{max} \text{ (without feedback) } = \frac{1}{t_W \text{ high } + t_W \text{ low}}$$

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\ddagger}$  Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V<sub>O</sub> at  $0.5\ V$  to avoid test problems caused by test equipment ground degradation.

 $f_{max}$  (with feedback) =  $\frac{1}{t_{SU} + t_{pd}$  (CLK to Q) ,  $f_{max}$  without feedback can be calculated as

## TIBPAL22VP10-20C HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

## electrical characteristics over recommended operating free-air temperature range

	PARAMETER		TEST CONDITIONS	•	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 4.75 \text{ V},$	$I_{\parallel} = -18 \text{ mA}$				-1.2	>
VOH		$V_{CC} = 4.75 V$	I <sub>OH</sub> = -3.2 m	Α	2.4	3.5		V
VOL		V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 16 mA			0.35	0.5	V
lozh		V <sub>CC</sub> = 5.25 V,	$V_0 = 2.7 \text{ V}$				0.1	mA
	Any output		V 0.4.V				- 100	μΑ
IOZL	Any I/O	$V_{CC} = 5.25 \text{ V},$	$V_0 = 0.4 V$				- 250	μΛ
lı .		$V_{CC} = 5.25 \text{ V},$	$V_{I} = 5.5 \text{ V}$				1	mA
ін		$V_{CC} = 5.25 V,$	$V_1 = 2.7 V$				25	μΑ
կլ		$V_{CC} = 5.25 \text{ V},$	$V_1 = 0.4 V$				-0.25	mA
los‡		$V_{CC} = 5.25 \text{ V},$	$V_0 = 0.5 V$		- 30		- 90	mA
ICC		$V_{CC} = 5.25 \text{ V},$	$V_1 = GND$ ,	Outputs open		140	210	mA

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
fmax §				37	50		MHz
t <sub>pd</sub>	I, I/O	I/O	$C_L = 50 \text{ pF},$		12	20	ns
t <sub>pd</sub>	I, I/O (reset)	Q	$R1 = 300 \Omega$ ,		12	20	ns
t <sub>pd</sub>	Clock	Q	$R2 = 390 \Omega,$		8	12	ns
t <sub>en</sub>	1, 1/0	Q	See Figure 2		12	20	ns
t <sub>dis</sub>	1, 1/0	a			12	20	ns

$$f_{max} \text{ (without feedback) } = \frac{1}{t_W \text{ high } + t_W \text{ low }}.$$

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V,  $T_A = 25$  °C. † Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set  $V_O$  at 0.5 V to avoid test problems caused by test equipment ground degradation.

 $<sup>^{\</sup>S}$  f<sub>max</sub> (with feedback) =  $\frac{1}{t_{Su} + t_{pd}$  (CLK to Q) , f<sub>max</sub> without feedback can be calculated as


### TIBPAL22VP10-25M, TIBPAL22VP10-20C HIGH-PERFORMANCE *IMPACT™* PROGRAMMABLE ARRAY LOGIC

#### preload procedure for registered outputs (see Note 2)

The output registers of the TIBPAL22VP10 can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With VCC at 5 volts and pin 1 at VIL, raise pin 13 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V<sub>IL</sub>. Preload can be verified by observing the voltage level at the output pin.

#### preload waveforms (see Notes 2 and 3)



- NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip carrier socket adapter is not used, pin numbers must be changed accordingly.
  - 3.  $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns. } V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V}.$




## TIBPAL22VP10-25M, TIBPAL22VP10-20C HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

#### power-up reset

Following power-up, all registers of the TIBPAL22VP10 are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the VCC's rise be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.

#### power-up reset waveforms



<sup>&</sup>lt;sup>†</sup>This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

#### programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


When the additional fuses are not being used, the TIBPAL22VP10 can be programmed using the TIBPAL22V10/10A programming alogrithm. The fuse configuration data can either be from a JEDEC file (format per JEDEC Standard No. 3-A) or a TIBPAL22V10/10A master.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 995-5666.




<sup>&</sup>lt;sup>‡</sup>This is the setup time for input or feedback.

#### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR THREE-STATE OUTPUTS



- NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

**ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS** 

- C. All input pulses have the following characteristics: For M suffix, use the voltage levels indicated in parentheses ( ), PRR  $\leq$  10 MHz,  $t_f$  and  $t_f \leq$  2 ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in brackets [ ], PRR  $\leq$  1 MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.

PROPAGATION DELAY TIMES

FIGURE 2



#### TIBPLS506C 13 × 97 × 8 FIELD-PROGRAMMABLE LOGIC SEQUENCER

D3090, DECEMBER 1987-REVISED NOVEMBER 1989


- 50-MHz Max Clock Rate
- 2 Transition Complement Array Terms
- 16-Bit Internal State Registers
- 8-Bit Output Registers
- Outputs Programmable for Registered or Combinational Operation
- Ideal for Waveform Generation and High-Performance State Machine Applications
- Programmable Output Enable
- Programmable Clock Polarity

#### description


The TIBPLS506 is a TTL field-programmable state machine of the Mealy type. This state machine (logic sequencer) contains 97 product terms (AND terms) and 48 sum terms (OR terms). The product and sum terms are used to control the 16-bit internal state registers and the 8-bit output registers.

The outputs of the internal state registers (P0-P15) are fed back and combined with the 13 inputs (I0-I12) to form the AND array. In addition, two sum terms are complemented and fed back to the AND array, which allows any product terms to be summed, complemented, and used as inputs to the AND array.

The eight output cells can be individually programmed for registered or combinational operation. Nonregistered operation is selected by blowing the output multiplexer fuse. Registered output operation is selected by leaving the output multiplexer fuse intact.



# FK OR FN PACKAGE




NC-No internal connection

Pin 17 can be programmed to function as an input and/or an output enable. Blowing the output enable fuse lets pin 17 function as an output enable but does not disconnect pin 17 from the input array. When the output enable fuse is intact, pin 17 functions only as an input with the outputs being permanently enabled.

The state and output registers are synchronously clocked by the fuse programmable clock input. The clock polarity fuse selects either postive- or negative-edge triggering. Negative-edge triggering is selected by blowing the clock polarity fuse. Leaving this fuse intact selects positive-edge triggering. After power-up, the device must be initialized to the desired state. When the output multiplexer fuse is left intact, registered operation is selected.

The TIBPLS506C is characterized for operation from 0°C to 75°C.






NOTES: A. All inputs to AND gates, exclusive-OR gates, and multiplexters with a blown link assume the logic-1 state. B. All OR gate inputs with a blown link assume the logic-0 state.



#### logic diagram (continued)






#### S-R FUNCTION TABLE (see Note 1)

INTACT					
INTACT	CLK POLARITY FUSE	CLK	S	R	STATE REGISTER
INTACT	INTACT	1.	Ĺ	L	$\alpha_0$
INTACT	INTACT	1	L	н	L .
BLOWN ↓ L L Q <sub>O</sub> BLOWN ↓ L H L BLOWN ↓ H L	INTACT	1	Н	L	н
BLOWN ↓ L H L H	INTACT	1	Н	Н	INDETERMINATE
BLOWN ↓ H L H	BLOWN	1	L,	L	ο <sub>0</sub>
	BLOWN	1	L	, н	L
BLOWN L H H INDETERMINAT	BLOWN	1	Н	L	н
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	BLOWN	1	Н	Н	INDETERMINATE

NOTE 1:  $Q_0$  is the state of the S-R registers before the active clock edge.

## functional block diagram (positive logic)



 $\sim$  denotes fused inputs



# 13 × 97 × 8 FIELD-PROGRAMMABLE LOGIC SEQUENCER

absolute maximum ratings over operating free-air	temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 2)	7 V
Input voltage (see Note 2)	5.5 V
Voltage applied to disabled output (see Note 2)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range	65°C to 150°C

NOTE 2: These ratings apply except when programming pins during a programming cycle or during diagnostic testing.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	>
VIH	High-level input voltage, V <sub>CC</sub> = 5.25 V		2		5.5	٧
VIL	Low-level input voltage, V <sub>CC</sub> = 4.75 V				0.8	٧
ЮН	High-level output current				- 3.2	mA
lor	Low-level output current				16	mA.
		Clock high	6			ns
tw	Pulse duration	Clock low	6			113
	The state of the s	Without C-array	15			ns
t <sub>su</sub>	Setup time before CLK <sup>†</sup> input or feedback to S-R inputs	With C-array	25			113
		Input or feedback	0			ns
th	Hold time after CLK	at S-R inputs				115
TA	Operating free-air temperature		0		75	°C

<sup>&</sup>lt;sup>†</sup>The active edge of CLK is determined by the programmed state of CLK polarity fuse.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS		MIN	TYP <sup>‡</sup>	MAX	UNIT
VIK	$V_{CC} = 4.75 V,$	$I_1 = -18 \text{ mA}$				- 1.2	V
Voн	$V_{CC} = 4.75 V,$	$I_{OH} = -3.2 \text{ m}$	nA	2.4	3		٧
VOL	$V_{CC} = 4.75 V$	I <sub>OL</sub> = 16 mA			0.37	0.5	٧
Ч	$V_{CC} = 5.25 \text{ V},$	$V_{  } = 5.5 \text{ V}$				0.1	mA
IH	$V_{CC} = 5.25 V,$	V <sub>I</sub> = 2.7 V				20	μΑ
IIL	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.4 V				-0.25	mA
IO §	$V_{CC} = 5.25 \text{ V},$	$V_0 = 0.5 V$		- 30		- 130	mA
IOZH	$V_{CC} = 5.25 \text{ V},$	$V_0 = 2.7 \text{ V}$				20	μΑ
IOZL	$V_{CC} = 5.25 \text{ V},$	$V_0 = 0.4 \text{ V}$				- 20	μΑ
<sup>1</sup> CC	$V_{CC} = 5.25 \text{ V},$	See Note 3,	Outputs open		156	210	mA
Ci	f = 1 MHz,	V <sub>I</sub> = 2 V			7		pF
Co	f = 1 MHz,	V <sub>O</sub> = 2 V			11		pF
C <sub>clk</sub>	f = 1 MHz,	V <sub>I</sub> = 2 V			14		pF



 $<sup>^\</sup>ddagger$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^\S$ This parameter approximates I<sub>OS</sub>. The condition V<sub>O</sub> = 0.5 V takes tester noise into account. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

NOTE 3: When the clock is programmed for negative-edge, then  $V_1=4.75~\text{V}$ . When the clock is programmed for positive-edge, then  $V_1=0$ .


#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
fmax ‡		Without C-array		50	65		
'max	With C-array		33	50		MHz	
tpd §	CLK↑	0 (====================================	$R_1 = 300 \Omega$	8		27	
фа	CLK↓	Q (nonregistered)	$R_2 = 390 \Omega$	9		28	ns
tpd §	CLK↑	0 (	See Figure 3	3		10	
'pa -	CLK↓	Q (registered)	Sec Figure 5	4		11	ns
<sup>t</sup> pd	I or Feedback	Q (nonregistered)		10		22	ns
<sup>t</sup> en	OE1	Q		2	6	10	ns
<sup>t</sup> dis	OE†	a	C <sub>L</sub> = 5 pF	2	6	10	ns

 $<sup>^{\</sup>dagger}AII$  typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 °C.

 $<sup>^{\</sup>ddagger}f_{max}$ , with external feedback, can be calculated as  $\frac{1}{t_{SU}+t_{pd}}$  CLK to  $_{Q}$  -  $^{f}_{max}$  is independent of the internal programmed configuration and the number of product terms used.  $^{\$}$ The active edge of CLK is determined by the programmed state of the CLK polarity fuse.

# TIBPLS506C 13 × 97 × 8 FIELD-PROGRAMMABLE LOGIC SEQUENCER



#### glossary-timing model

- tpd(1) Maximum time interval from the time a signal edge is received at any input pin to the time any logically affected combinational output pin delivers a response.
- $t_{Dd(2)}^*$  Maximum time interval from a positive edge on the clock input pin to data delivery on the output pin corresponding to any output SR register.
- tpd(3)\* Maximum time interval from the positive edge on the clock input pin to the response on any logically affected combinationally configured output (at the pin), where data origin is any internal SR register.
- tpd(b) Maximum time interval from the time a signal edge is received at any input pin to the time any logically affected combinational output pin delivers a response, where data passes through a C ARRAY once before reaching the affected output.
- tpd(c)\* Maximum time interval from the positive edge on the clock input pin to the response on any logically affected combinationally configured output (at the pin), where data origin is any internal SR register and data passes once through a C ARRAY before reaching an affected output.
- t<sub>SU</sub>(1) Minimum time interval that must be allowed between the data edge on any dedicated input and the active clock edge on the clock input pin when data affects the S or R line of any output SR register.
- tsu(2) Minimum time interval that must be allowed between the data edge on any dedicated input and the active clock edge on the clock input pin when data affects the S or R line of any internal SR register.
- tsu(a) Minimum time interval that must be allowed between the data edge on any dedicated input and the active clock edge on the clock input pin when data passes once through a C ARRAY before reaching an affected S or R line on any internal SR register.
- tsu(b) Minimum time interval that must be allowed between the data edge on any dedicated input and the active clock edge on the clock input pin when data passes once through a C ARRAY before reaching an affected S or R line on any output SR register.
- t<sub>min(1)</sub> Minimum clock period (or 1/[maximum frequency]) that the device will accomodate when using feedback from any internal SR register or counter bit to feed the S or R line of any output SR register.
- Minimum clock period (or 1/[maximum frequency]) that the device will accomodate when using  $t_{min(2)}$ feedback from any internal SR register to feed the S or R line of any internal SR register.
- t<sub>min(3)</sub> Minimum clock period (or 1/[maximum frequency]) that the device will accomodate when using feedback from any internal SR register to feed the S or R line of any internal SR register and data passes once through a C ARRAY before reaching an affected S or R line on any internal SR register.
- tmin(c) Minimum clock period (or 1/[maximum frequency]) that the device will accomodate when using feedback from any internal SR register to feed the S or R line of any output SR register and data passes once through a C ARRAY before reaching an affected S or R line on any output SR register.



# 13 × 97 × 8 FIELD-PROGRAMMABLE LOGIC SEQUENCER

#### PARAMETER VALUES FOR TIMING MODEL

$t_{pd(1)} = 22 \text{ ns}$	$t_{su(1)} = 15 \text{ ns}$	$t_{min(1)} = 20 \text{ ns}$
$t_{pd(2)}* = 10 \text{ ns}$	$t_{SU(2)} = 15 \text{ ns}$	$t_{min(2)} = 20 \text{ ns}$
$t_{pd(3)}* = 27 \text{ ns}$	$t_{su(a)} = 25 \text{ ns}$	$t_{min(3)} = 25 \text{ ns}$
•	$t_{su(b)} = 25 \text{ ns}$	$t_{min(c)} = 25 \text{ ns}$

#### INTERNAL NODE NUMBERS

Q0-Q7	RESET 25-32	P0-P15	SET 33-48
CO	65		RESET 49-64
C1	CC		

# diagnostics

A diagnostic mode is provided with these devices that allows the user to inspect the contents of the state registers. The step-by-step procedures required to use the diagnostics follow.

- 1. Disable all outputs by taking pin 17 (OE) high (see Note 4).
- 2. Take pin 8 (Q0) double high to enable the diagnostics test sequence.
- 3. Apply appropriate levels of voltage to pins 11 (Q3), 13 (Q4), and 14 (Q5) to select the desired state register (see Table 1).

The voltage level monitored on pin 9 will indicate the state of the selected state register.

NOTE 4: If pin 17 is being used as an input to the array, then pin 7 (I5) must be taken double high before pin 17 is taken high.

#### diagnostics waveforms






TABLE 1. ADDRESSING STATE REGISTERS DURING DIAGNOSTICS<sup>†</sup>

REGISTE	R RINARY	ADDRESS	BURIED REGISTER
PIN 11	PIN 13	PIN 14	SELECTED
L	L	L	C1 .
L	L	н	P15
L	L	НН	CO
L	Н	L	P14
L	Н	Н	P0
L	Н	HH	P1
L	НН	L	P2
L	НН	н	P3
L	НН	НН	P4
Н	L	L	P5
Н	L	н	P6
Н	L	НН	P7
Н	Н	L	P8
н	Н	Н	P9
Н	Н	нн	P10
Н	НН	L	P11
Н	HH	Н	P12
Н	нн	нн	P13

 $<sup>^{\</sup>dagger}V_{IHH} = 10.25 \text{ V min, } 10.5 \text{ V nom, } 10.75 \text{ V max}$ 

#### programming information

Texas Instruments programmable logic devices can be programmed using widely available software and reasonably priced device programmers.

Complete programming specifications, algorithms, and the latest information on firmware, software, and hardware updates are available upon request. Information on programmers that are capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI sales office, local authorized Texas Instruments distirbutor, or by calling Texas Instruments at (214) 997-5666.



## TIBPLS506C 13×97×8 FIELD-PROGRAMMABLE LOGIC SEQUENCER

#### TYPICAL APPLICATIONS

#### fmax

When the TIBPLS506 is used with two or more devices linked to build a ''multi-device'' state machine (see Figure 1), the maximum operating frequency for this state machine is limited to the sum of  $t_{pd}$  CLK-Q (10 ns) of the first '506 and  $t_{su}$  (15 ns), of the second '506, for a clock period of 25 ns. This results in an  $t_{max}$  of 40 MHz (1/25 ns).





Figure 2 shows the '506 used in a system environment where it is operated at 50 MHz, the highest clock rate possible without compromising data integrity. At the input of the '506, the system clock period is limited to the sum of  $t_{pd}$  CLK-Q of device A and  $t_{su}$  of the '506. At the output of the '506, the system clock period is limited to the sum of  $t_{pd}$  CLK-Q of the '506 and  $t_{su}$  of device B.

For this system to operate at 50 MHz, a system clock period of 20 ns must be met. Given that  $t_{SU}$  for the '506 is 15 ns minimum,  $t_{Dd}$  CLK-Q of device A cannot exceed 5 ns (15 ns + 5 ns = 20 ns). On the output side of the '506,  $t_{Dd}$  CLK-Q of 10 ns must be allowed. In order to meet the system clock period of 20 ns,  $t_{SU}$  for device B must not exceed 10 ns (10 ns + 10 ns) = 20 ns). Under these circumstances, a system frequency of 50 MHz (1/20 ns) can be realized.



<sup>\*</sup>External device parameters ( $t_{pd}$  CLK-Q of device A  $\leq$  5 ns, and  $t_{SU}$  of device B  $\leq$  10 ns)

FIGURE 2



INPUT

IN-PHASE

OUT-OF-PHASE


OUTPUT

OUTPUT


tpd

tpd-

#### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR THREE-STATE OUTPUTS



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


1.5 V

– t<sub>pd</sub>


1.5 V

- <sup>t</sup>pd

.5 V



**PULSE DURATIONS** 




(See Note D)

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

1.5 V



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance and is 50 pF for t<sub>pd</sub> and t<sub>en</sub>, 5 pF for t<sub>dis</sub>.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.



# TYPICAL CHARACTERISTICS

SUPPLY CURRENT vs FREE-AIR TEMPERATURE 200 175 ICC - Supply Current - mA 150 125  $V_{CC} = 5.25 V$ - V<sub>CC</sub> = 5 V 100  $V_{CC} = 4.75 V$ 75 50 25 0 L 75


> TA-Free-Air Temperature - °C FIGURE 4

> > POWER DISSIPATION

FREQUENCY 1000 950 Power Dissipation-mW 900 850 = 0°C 800 25°C 750 50 °C 700 20 40 70 100 F-Frequency-MHz



#### TYPICAL CHARACTERISTICS



V<sub>CC</sub>-Supply Voltage-V

# FIGURE 6 PROPAGATION DELAY TIME






FIGURE 8

# PROPAGATION DELAY



# PROPAGATION DELAY TIME

FIGURE 7





# TIBPSG507M, TIBPSG507C 13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR

D3029, MAY 1987 - REVISED NOVEMBER 1989

- 58-MHz Max Clock Rate
- Ideal for Waveform Generation and High-Performance State Machine Applications
- 6-Bit Internal Binary Counter
- 8-Bit Internal State Register
- Programmable Clock Polarity
- Outputs Programmable for Registered or Combinatorial Operation
- 6-Bit Counter Simplifies Logic Equation Development in State Machine Designs
- Programmable Output Enable

#### description


The TIBPSG507 is a 13 × 80 × 8 Programmable Sequence Generator (PSG) that offers the system designer unprecedented flexibility in a high-performance field-programmable logic device. Applications such as waveform generators, state machines, dividers, timers, and simple logic reduction are all possible with a PSG. By utilizing the built-in binary counter, the PSG is capable of generating complex timing controllers. The binary counter also simplifies logic equation development in state machine and waveform generator applications.

The PSG507 contains 80 product (AND) terms, a 6-bit binary counter with control logic, eight S/R state holding registers, and eight outputs. The eight outputs can be individually programmed for either registered or combinatorial operation. The clock input is fuse programmable for either positive- or negative-edge operation.

M SUFFIX . . . , JT PACKAGE C SUFFIX . . . . JT OR NT PACKAGE (TOP VIEW)

CLK [	1 U	24	]∨cc
10 [	2	23	<u>]</u> 16
I1 [	3	22	] 17
12 🗌	4	21	_l.18
13 🗌	5	20	] 19
14 [	6	19	] 110
15 🗌	7	18	]   11
<b>0</b> 0 [	8	17	] 112/OE
Q1 [	9	16	<u> </u>
Q2 [	10	15	<b>⊒</b> Ω6
03[	11	14	Q5
GND 🗌	12	13	□ Q4

M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FK OR FN PACKAGE
(TOP VIEW)



NC - No internal connection

The 6-bit binary counter is controlled by a synchronous-clear and a count/hold function. Each control function has a nonregistered and registered option. When either SCLR0 or SCLR1 is taken high, the counter resets to zero on the next active clock edge. When either  $\overline{\text{CNT}}/\text{HLD0}$  or  $\overline{\text{CNT}}/\text{HLD1}$  is taken high, the counter is held at the present count and is not allowed to advance on the active clock edge. The SCLR function overrides the  $\overline{\text{CNT}}/\text{HLD}$  feature when both lines are simultaneously high.

Clock polarity is programmable through the clock polarity fuse. Leaving this fuse intact selects positive-edge triggering. Negative-edge triggering is selected by blowing this fuse. Pin 17 functions as an input and/or an output enable. When the output enable fuse is intact, all outputs are always enabled allowing pin 17 to be used strictly as an input. Blowing the output enable fuse lets pin 17 function as an output enable and an input. In this mode, the outputs are enabled when pin 17 is low and are in a high-impedance state when pin 17 is high.

#### description (continued)

The eight outputs can be individually programmed for combinational operation by blowing the output multiplexer fuse. When the output multiplexer fuse is left intact, registered operation is selected.

The M suffix devices are characterized for operation over the full military temperature range of  $-55\,^{\circ}$ C to  $125\,^{\circ}$ C. The C suffix devices are characterized for operation from  $0\,^{\circ}$ C to  $75\,^{\circ}$ C.

#### 6-BIT COUNTER CONTROL FUNCTION TABLE (see Note 1)

CNT/HLD1	CNT/HLD0	SCLR1	SCLRO	OPERATION
L	L	L	L	counter active
X	. X	Х	Н	synchronous clear
×	X	Н	X	synchronous clear
X	н	L	L	hold counter
Н	X	L	L	hold counter

NOTE 1: When all fuses are blown on a product line (AND), its output will be high.

When all fuses are blown on a sum line (OR), its outputs will be low. All product and sum terms are low on devices with fuses intact.

#### S/R FUNCTION TABLE (see Note 2)


CLK POLARITY FUSE	CLK	S	R	STATE REGISTER
INTACT	1	L	L	· 00
INTACT	1	L	н	L.
INTACT	1	н	L	н
INTACT	1.	н	н	INDET <sup>†</sup>
BLOWN	1	L	L	$a_0$
BLOWN	1	L	н	L
BLOWN	- 1	н	L	н
BLOWN	1	н	н	INDET <sup>†</sup>

<sup>&</sup>lt;sup>†</sup>Output state is indeterminate

NOTE 2: After power-up, the device must be initialized to its desired state. Q<sub>0</sub> is the state of the S/R register before the active clock edge.




# TIBPSG507M, TIBPSG507C $13 \times 80 \times 8$ Programmable sequence generator



 $\sim$  denotes fused inputs



logic diagram (positive logic)





# TIBPSG507M 13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR

#### absolute maximum ratings

Supply voltage, VCC (see Note 3)	' V
Input voltage, V <sub>I</sub> (see Note 3)	V
Voltage applied to a disabled output (see Note 3)	5 V
Operating free-air temperature range – 55 °C to 125	°C
Storage temperature range	°C

NOTE 3: These ratings apply except for programming pins during a programming cycle or during the diagnostic mode.

## recommended operating conditions

	PARAMETEI	R	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage			5	5.5	٧	
VIH	High-level input voltage		2		5.5	٧.	
VIL	Low-level input voltage		T		0.8	٧	
IOH	High-level output current				<b>- 2</b>	mA	
lOL	Low-level output current				8	mA	
		Clock high				ns	
t <sub>W</sub>	Pulse duration	Clock low				113	
		Input or feedback to S/R inputs					
t <sub>su</sub>	Setup time before CLK active transition †	Input or feedback to SCLRO			ns		
Ju		Input or feedback to CNT/HOLDO					
		Input or feedback at S/R inputs					
th	Hold time after CLK active transition †	Input or feedback at SCLO				ns	
••		Input or feedback at CNT/HLD0					
TA	Operating free-air temperature		- 55		125	°C	

 $<sup>^{\</sup>dagger} Internal\ setup\ and\ hold\ times,\ t_{SU}\ feedback\ to\ SCLR1,\ feedback\ to\ \overline{CNT}/HLD1;\ t_{h}\ feedback\ at\ SCLR1\ and\ feedback\ at\ \overline{CNT}/HLD1,\ are$ guaranteed by f<sub>max</sub> specifications. The active transition of CLK is determined by the programmed state of the CLK polarity fuse.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	T CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	$V_{CC} = 4.5 V$ ,	I <sub>I</sub> = -18 mA				-1.2	V
V <sub>OH</sub>	$V_{CC} = 4.5 V$ ,	I <sub>OH</sub> = -2 mA		2.4	3.2		V
VOL	$V_{CC} = 4.5 V$ ,	$I_{OL} = 8 \text{ mA}$			0.25	0.5	V
l <sub>l</sub>	$V_{CC} = 5.5 V,$	$V_{  } = 5.5 V$				0.1	mA
ΉΗ	$V_{CC} = 5.5 V,$	$V_{I} = 2.7 V$				20	μΑ
IIL.	$V_{CC} = 5.5 V,$	$V_I = 0.4 V$				-0.25	mA
10 <sup>‡</sup>	$V_{CC} = 5.5 V,$	$V_0 = 0.5 V$		- 30		- 130	mA
<sup>1</sup> OZH	$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$				20	μΑ
IOZL I/O ports	$V_{CC} = 5.5 V_{c}$	V <sub>O</sub> = 0.4 V				- 250	
All others	· (C = 3.3 v,	VO = 0.4 V				- 20	μΑ
'cc	$V_{CC} = 5.5 V,$	See Note 4, Outp	uts open		156	230	mA
Ci	f = 1 MHz,	V <sub>I</sub> = 2 V			7		pF
Co	f = 1 MHz,	$V_0 = 2 V$			11		pF
C <sub>clk</sub>	f = 1 MHz,	V <sub>1</sub> = 2 V			14		pF

#### switching characteristics over recommended supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
	6-Bit counter with	SCLR1 or CNT/HLD1		MIN TYP <sup>†</sup> MAX		
f <sub>max</sub> §	6-Bit counter with	SCLRO or CNT/HLDO			TYP <sup>†</sup> MAX	MHz
	S/R registers					
	CLK1	Q (nonregistered)#				
	CLK↓	Q (nonregistered)#	R1 = 390 $\Omega$ ,		ĺ	
t <sub>pd</sub> ¶	CLK1	Q (registered)	$R2 = 750 \Omega,$		IIN TYP <sup>†</sup> MAX	ns
	CLK↓	Q (registered)	See Figure 3			1
	I or Feedback	Q (nonregistered)				
t <sub>en</sub>	ŌĒ↓	Q				ns
t <sub>dis</sub>	<u>Ō</u> dž	Q				ns

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \, ^{\circ}\text{C}$ .

 $<sup>^{\</sup>ddagger}$ This parameter approximates Ios. The condition V<sub>O</sub> = 0.5 V takes tester noise into account. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

<sup>§</sup>fmax is independent of the number of product terms used.

The active edge of CLK is determined by the programmed state of the CLK polarity fuse.

 $<sup>{}^{\#}</sup>t_{\mbox{\scriptsize Dd}}$  CLK to Q (nonregistered) is the same for data clocked from the counter or state registers.

 $N \tilde{O} T E 4$ : When the clock is programmed for negative edge, then  $V_1 = 4.5 \text{ V}$ . When the clock is programmed for positive edge, then  $V_1 = 0$ .

# 13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR

absolute maximum ratings	
Supply voltage, VCC (see Note 3)	7 V
Input voltage (see Note 3)	5.5 V
Voltage applied to disabled output (see Note 3)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

NOTE 3: These ratings apply except when programming pins during a programming cycle or during the diagnostic mode.

## recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VIH	High-level input voltage		2		5.5	V
VIL	Low-level input voltage				0.8	V
ЮН	High-level output current				-3.2	mA
loL	Low-level output current				16	mA
		Clock high	6			ns
tw	Pulse duration	Clock low	6			113
		Input or feedback to S/R inputs	12			
t <sub>su</sub>	Setup time before CLK active transition <sup>†</sup>	Input or feedback to SCLRO	25			ns
Su		Input or feedback to CNT/HOLDO	25			
		Input or feedback at S/R inputs	0			
th	Hold time after CLK active transition <sup>†</sup>	Input or feedback at SCLO	0			ns
-11		Input or feedback at CNT/HLDO	0			
TA	Operating free-air temperature	•	0		75	°C

 $<sup>^{\</sup>dagger} Internal\ setup\ and\ hold\ times,\ t_{SU}\ feedback\ to\ SCLR1,\ feedback\ to\ \overline{CNT}/HLD1;\ t_h\ feedback\ at\ SCLR1\ and\ feedback\ at\ \overline{CNT}/HLD1,\ are$ guaranteed by f<sub>max</sub> specifications. The active transition of CLK is determined by the programmed state of the CLK polarity fuse.



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TE	ST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	$V_{CC} = 4.75 V$ ,	I <sub>I</sub> = -18 mA			- 1.2	V
Voн	$V_{CC} = 4.75 V$ ,	$I_{OH} = -3.2 \text{ mA}$	2.4	3.2		V
V <sub>OL</sub>	$V_{CC} = 4.75 V,$	I <sub>OL</sub> = 16 mA		0.25	0.5	V
lı lı	$V_{CC} = 5.25 V$ ,	$V_{\parallel} = 5.5 \text{ V}$			0.1	mA
1н	$V_{CC} = 5.25 V$ ,	V <sub>I</sub> = 2.7 V			20	μА
hr.	$V_{CC} = 5.25 V$ ,	V <sub>I</sub> = 0.4 V			-0.25	mA
10 <sup>‡</sup>	$V_{CC} = 5.25 V,$	$V_0 = 0.5 V$	- 30		- 130	mA
lozн	$V_{CC} = 5.25 V$ ,	$V_0 = 2.7 V$			20	μΑ
lozL	$V_{CC} = 5.25 V$ ,	$V_0 = 0.4 V$			- 20	μΑ
lcc lcc	$V_{CC} = 5.25 V$ ,	See Note 4, Outputs open		156	210	mA
Ci	f = 1 MHz	V <sub>I</sub> = 2 V		7		pF
Co	f = 1 MHz,	V <sub>O</sub> = 2 V		11		pF
C <sub>clk</sub>	f = 1 MHz,	V <sub>I</sub> = 2 V		14		pF

#### switching characteristics over recommended supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	6-Bit counter with	counter with SCLR1 or CNT/HLD1	58	65			
fmax §	6-Bit counter with	SCLRO or CNT/HLDO		33	50		MHz
	S/R registers			58	65		
	CLK↑	Q (nonregistered)#		8		27	
	CLK↓	Q (nonregistered)#	R1 = 300 Ω, R2 = 390 Ω, See Figure 3	9	******	28	
t <sub>pd</sub> ¶	CLK†	Q (registered)		3		10	ns
	CLK↓	Q (registered)		4		11	
	I or Feedback	Q (nonregistered)		10		22	
t <sub>en</sub>	ŌĒ↓	Q		2	6	10	ns
t <sub>dis</sub>	OE↑	Q		2	6	10	ns

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \, ^{\circ}\text{C}$ .

#### programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on firmware, software, and hardware updates are available upon request. Information on persons capable of programming Texas Instruments Programmable Logic is also available upon request from the nearest TI sales office or local authorized TI distributor; information may also be obtained by calling or writing Texas Instruments at (214) 997-5666, Texas Instruments, Post Office Box 655803, Dallas, Texas 75265.



<sup>&</sup>lt;sup>‡</sup>This parameter approximates I<sub>OS</sub>. The condition V<sub>O</sub> = 0.5 V takes tester noise into account. Note more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.


<sup>§</sup>fmax is independent of the number of product terms used.

The active edge of CLK is determined by the programmed state of the CLK polarity fuse.

 $<sup>^{\#}</sup>t_{pd}$  CLK to Q (nonregistered) is the same for data clocked from the counter or state registers.

NOTE 4: When the clock is programmed for negative edge, then  $V_1 = 4.5 \text{ V}$ . When the clock is programmed for positive edge, then  $V_1 = 0$ .

# TIBPSG507M, TIBPSG507C 13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR



# glossary-timing model

- tpd(1) Maximum time Interval from the time a signal edge is received at any input pin to the time any logically affected combinational output pin delivers a response.
- tpd(2)\* Maximum time interval from a positive edge on the clock input pin to data delivery on the output pin corresponding to any output SR register.
- tpd(3)\* Maximum time interval from the positive edge on the clock input pin to the response on any logically affected combinationally configured output (at the pin), where data origin is any internal SR register or counter bit.
- t<sub>su(1)</sub> Minimum time interval that must be allowed between the data edge on any dedicated input and the active clock edge on the clock input pin when data affects the S or R line of any output SR register.
- tsu(2) Minimum time interval that must be allowed between the data edge on any dedicated input and the active clock edge on the clock input pin when data affects the S or R line of any internal SR register.
- tsu(3) Minimum time interval that must be allowed between the data edge on any dedicated input and the active clock edge on the clock input pin only when entering data on SCLR0 or CNT/HLD0 lines.
- tmin(1) Minimum clock period (or 1/[maximum frequency]) that the device will accomodate when using feedback from any internal SR register or counter bit to feed the S or R line of any output SR register.
- tmin(2) Minimum clock period (or 1/[maximum frequency]) that the device will accomodate when using feedback from any internal SR register to feed the S or R line of any internal SR register.
- tmin(3) Minimum clock period (or 1/[maximum frequency]) that the device will accommodate when using feedback from any internal SR register or counter bit to feed SCLR0 or CNT/HLD0.

#### PARAMETER VALUES FOR TIMING MODEL

$t_{pd(1)} = 22 \text{ ns}$	$t_{su(1)} = 12 \text{ ns}$	$t_{min(1)} = 17 \text{ ns}$
$t_{pd(2)}* = 10 \text{ ns}$	$t_{SU(2)} = 12 \text{ ns}$	$t_{min(2)} = 17 \text{ ns}$
$t_{pd(3)}* = 27 \text{ ns}$	$t_{su(3)} = 25 \text{ ns}$	$t_{min(3)} = 25 \text{ ns}$

<sup>\*</sup>add 1 ns when using negative clock edge as active

#### INTERNAL NODE NUMBERS

SCLRO	25	CNTHLDO	28	P0-P7	SET 31-38
SCLR1	SET 26	CNTHLD1	SET 29		RESET 39-46
	RESET 27		RESET 30	Q0-Q7	RESET 47-54
		CO-C5	55-60		



## TIBPSG507M, TIBPSG507C 13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR

#### PRINCIPLES OF OPERATION


#### PSG design theory

Most state machine and waveform generator designs can be simplified with the PSG by referencing all or part of each sequence to a binary count. The internal state registers can then be used to keep track of which binary count sequence is in operation, to store input data and keep track of internally generated status bits, or as output registers when connected to a nonregistered output cell. State registers can also be used to expand the binary counter when a larger counter is needed.

Through the use of the binary counter, the number of product lines and state registers required for a design is usually reduced. In addition, the designer does not have to be concerned about generating wait states where the outputs are unaffected because these can be timed from the binary counter. For detailed information and examples using this design concept, see the "DESIGNER'S GUIDE TO THE PSG507" located in the applications report section of the Programmable Logic Data Book, 1990.

#### TYPICAL APPLICATION

The TIBPSG507 is used in this application to generate the required memory timing control signals (RAS, CAS, etc) for the memory timing controller.



For detailed information, please see the "SYSTEMS SOLUTION FOR STATIC COLUME DECODE" Application Report,




#### diagnostics

A diagnostics mode is provided with these devices that allows the user to inspect the contents of the state registers. The following are the step-by-step procedures required for the diagnostics.

- 1. Disable all outputs by taking  $\overline{OE}$  (pin 17) high. (Note: If pin 17 is being used as an input to the array, then pin 15 or pin 7 must be taken to double high first before pin 17 is taken high.)
- 2. Take Q0 (pin 8) double high to enable the diagnostics test sequence.
- 3. Apply appropriate levels of voltage to pins 11, 13 and 14 to select the desired state register, (see Table 1)
- 4. The voltage level monitored on pin 9 will indicate the state of the selected state register.

#### diagnostics waveforms



 $^{\dagger}V_{IHH} = 10.25 \text{ V min, } 10.5 \text{ V nom, and } 10.75 \text{ V max}$ 

TABLE 1. ADDRESSING STATE REGISTERS DURING DIAGNOSTICS

REGISTE	R BINARY A	DDRESS	BURDIED DEGICTED OF FORES
PIN 11	PIN 13	PIN 14	BURRIED REGISTER SELECTED
L	L L L		SCLR0
L	L	н	SCLR1
L	L	HH ·	CNT/HLD0
L	н	L	CNT/HLD1
L	н	н	PO
L	н	нн	P1
L	нн	L	P2
L	нн	н	P3
L	нн	нн	P4
н	L	L	P5
н	L	н	P6
н	L	нн	P7
н	н	L	со
н	н	Н	C1
Н	н	нн	C2
н	нн	L	сз
H	нн	н	C4
н	нн	НН	C5



# TIBPSG507M, TIBPSG507C 13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR

#### TYPICAL APPLICATIONS

#### fmax

When the TIBPSG507 is used with two or more devices linked to build a ''multi-device'' state machine (see Figure 1), the maximum operating frequency for this state machine is limited to the sum of  $t_{pd}$  CLK-Q (10 ns) of the first '507 and  $t_{su}$  (12 ns), of the second '507, for a clock period of 22 ns. This results in an  $t_{max}$  of 45 MHz (1/22 ns).





Figure 2 shows the TIBPSG507 used in a system environment where it is operated at 58 MHz, the highest clock rate possible without compromising data integrity. At the input of the '507, the system clock period is limited to the sum of  $t_{pd}$  CLK-Q of device A and  $t_{su}$  of the '507. At the output of the '507, the system clock period is limited to the sum of  $t_{pd}$  CLK-Q of the '507 and  $t_{su}$  of device B.

For this system to operate at 58 MHz, a system clock period of 17.2 ns must be met. Given that  $t_{SU}$  for the '507 is 12 ns minimum,  $t_{pd}$  CLK-Q of device A cannot exceed 5.2 ns (12 ns + 5.2 ns = 17.2 ns). On the output side of the '507,  $t_{pd}$  CLK-Q of 10 ns must be allowed. In order to meet the system clock period of 17.2 ns,  $t_{SU}$  for device B must not exceed 7.2 ns (10 ns + 7.2 ns) = 17.2 ns). Under these circumstances, a system frequency of 58 MHz (1/17.2 ns) can be realized.




<sup>\*</sup>External device parameters ( $t_{pd}$  CLK-Q of device A  $\leq$  5.2 ns, and  $t_{SU}$  of device B  $\leq$  7.2 ns)


FIGURE 2




#### PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR 3-STATE OUTPUTS




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



#### VOLTAGE WAVEFORMS PULSE DURATIONS




#### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A. CL includes probe and jig capacitance and is 50 pF for tpd and ten, 5 pF for tdis.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: For M suffix, use voltage levels indicated in parentheses ( ), PRR  $\leq$  10 MHz,  $t_f$  and  $t_f \leq$  2 ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in brackets ( ), PRR  $\leq$  1 MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
  - E. Equivalent loads may be used for testing.



# TYPICAL CHARACTERISTICS

SUPPLY CURRENT vs



TA-Free-Air Temperature-°C

FIGURE 4

POWER DISSIPATION

FREQUENCY

1000

950

TA = 0°C

TA = 50°C

750

TA = 50°C


700

1 0 20 30 40 50 80 100

F-Frequency-MHz
FIGURE 5



#### TYPICAL CHARACTERISTICS



PROPAGATION DELAY TIME






FIGURE 8

PROPAGATION DELAY



PROPAGATION DELAY TIME





# TIB82S105BM, TIB82S105BC 16 × 48 × 8 FIELD PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

D2897, SEPTEMBER 1985-REVISED AUGUST 1989

- 50-MHz Clock Rate
- Power-On Preset of All Flip-Flops
- 6-Bit Internal State Register with 8-Bit **Output Register**
- Power Dissipation . . . 600 mW Typical
- Programmable Asynchronous Preset or **Output Control**
- Functionally Equivalent to, but Faster than 82S105A<sup>†</sup>


#### description


The TIB82S105B is a TTL field-programmable state machine of the Mealy type. This state machine (logic sequencer) contains 48 product terms (AND terms) and 14 pairs of sum terms (OR terms). The product and sum terms are used to control the 6-bit internal state register and the 8-bit output register.

The outputs of the internal state register (PO-P5) are fed back and combined with the 16 inputs (IO-I15) to form the AND array. In addition a single sum term is complemented and fed back to the AND array, which allows any of the product terms to be summed, complemented, and used as an input to the AND array.


The state and output registers are positive-edgetriggered S/R flip-flops. These registers are unconditionally preset high on power-up. Pin 19 can be used to preset both registers or, by blowing the proper fuse, be converted to an output control function.

The TIB82S105BM is characterized for operation over the full military temperature range of -55°C to 125°C. The TIB82S105BC is characterized for operation from 0 °C to 75 °C.






M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



<sup>†</sup> Power-up preset and asynchronous preset functions are not identical to 82S105A. See Recommended Operating Conditions.




# functional block diagram (positive logic)




 $\sim$  denotes fused inputs.

#### timing diagram



# TIB82S105BM, TIB82S105BC 16 × 48 × 8 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET



- NOTES: 1. All AND gate inputs with a blown link float to a logic 1.
  - 2. All OR gate inputs with a blown link float to a logic 0.
  - 3. Fuse Numbers = First Fuse Number + Increment.



# TIB82S105BM $16\times48\times8$ FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 4)	. 7 V
Input voltage (see Note 4)	5.5 V
Voltage applied to a disabled output (see Note 4)	5.5 V
Operating free-air temperature range – 55 °C to	125°C
Storage temperature range65°C to	150°C

NOTE 4: These ratings apply except for programming pins during a programming cycle.

# recommended operating conditions

		PARAMETER	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2		5.5	V
VIL	Low-level input voltage				0.8	V
loн	High-level output current				- 2	mA
lor	Low-level output current				12	mA
fclock	Clock frequency <sup>†</sup>	1 thru 48 product terms without C-array <sup>‡</sup>	0		40	
CIOCK		1 thru 48 product terms with C-array	0		25	MHz
	Pulse duration	Clock high or low	12			
tw	- dise duration	Preset	18			ns
	Setup time before CLK1,	Without C-array	25			,
t <sub>su</sub>	1 thru 48 product terms	With C-array	40			ns
t <sub>su</sub>	Setup time, Preset low (inac	10			ns	
th	Hold time, input after CLK1		0			ns
$T_A$	Operating free-air temperatu	Operating free-air temperature			125	°C

<sup>&</sup>lt;sup>†</sup>The maximum clock frequency is independent of the internal programmed configuration. If an output is fed back externally to an input, the maximum clock frequency must be calculated.



<sup>&</sup>lt;sup>‡</sup>The C-array is the single sum term that is complemented and fed back to the AND array.

<sup>§</sup>After Preset goes inactive, normal clocking resumes on the first low-to-high clock transition.

# TIB82S105BM 16 × 48 × 8 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	TIONS	MIN	TYP	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	$I_1 = -18 \text{ mA}$			-1.2	V
VOH	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -2 mA	2.4	3.2		٧
	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA		0.25	0.4	٧
VOL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			25	μΑ
!	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
!H	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.4 V			-0.25	mA
IL too!	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V	- 30		-250	mA
los <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			20	μΑ
lozh	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			- 20	μА
IOZL	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 4.5 V,		120	180	mA
¹cc	PRE/OE input at GND,	Outputs open		. = 0		

# switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

P	ARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	Without C array				40	70		MHz
f <sub>max</sub> §	With C array				25	45		IVITIZ
t <sub>pd</sub>		CLK†	· Q	R1 = 390 $\Omega$ ,		8	. 20	ns
t <sub>pd</sub>		PRET	Q	$R2 = 750 \Omega,$		12	25	ns
t <sub>pd</sub>		V <sub>CC</sub> †	Q	See Figure 3		0	10	ns
		OE↓	a			10	25	ns
t <sub>en</sub>		ŌĒ↑	Q			5	15	ns

 $<sup>^{\</sup>dagger}AII$  typical values are at  $V_{CC}~=~5$  V,  $T_{A}~=~25\,^{o}C.$ 



<sup>‡</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed 1 second. Set V<sub>O</sub> at 0.5 V to avoid test equipment ground degradation.

<sup>§</sup>f<sub>max</sub> is independent of the internal programmed configuration and the number of product terms used.

# TIB82S105BC $16\times48\times8$ FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 4)	
Input voltage (see Note 4)	5.5 V
Voltage applied to a disabled output (see Note 4)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

NOTE 4: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

		PARAMETER	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage		2		5.5	V
V <sub>IL</sub>	Low-level input voltage				0.8	V
loн	High-level output current				-3.2	mA
lOL	Low-level output current				24	mA
fclock	Clock frequency <sup>†</sup>	1 thru 48 product terms without C-array <sup>‡</sup>	0		50	MHz
CIOCK		1 thru 48 product terms with C-array	0		30	
tw	Pulse duration	Clock high or low	10			
·w	- dise daration	Preset	15			ns
	Setup time before CLK1,	Without C-array	15	***************************************		
t <sub>su</sub>	1 thru 48 product terms	With C-array	30			ns
t <sub>su</sub>	Setup time, Preset low (inactive) before CLK↑§					ns
th	Hold time, input after CLK1		0			ns
TA	Operating free-air temperatu	Operating free-air temperature			75	°C

<sup>&</sup>lt;sup>†</sup>The maximum clock frequency is independent of the internal programmed configuration. If an output is fed back externally to an input, the maximum clock frequency must be calculated.



<sup>&</sup>lt;sup>‡</sup>The C-array is the single sum term that is complemented and fed back to the AND array.

<sup>§</sup>After Preset goes inactive, normal clocking resumes on the first low-to-high clock transition.

# TIB82S105BC 16×48×8 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	$V_{CC} = 4.75 \text{ V}, \qquad I_{\parallel} = -18 \text{ mA}$			-1.2	>
VOH	$V_{CC} = 4.75 \text{ V}, \qquad I_{OH} = -3.2 \text{ mA}$	2.4	3		>
VOL	$V_{CC} = 4.75 \text{ V}, \qquad I_{OL} = 24 \text{ mA}$		0.37	0.5	V
lı lı	$V_{CC} = 5.25 \text{ V}, \qquad V_{I} = 5.5 \text{ V}$			25	μΑ
I <sub>I</sub> H	$V_{CC} = 5.25 \text{ V}, \qquad V_{I} = 2.7 \text{ V}$			20	μΑ
ljL	$V_{CC} = 5.25 \text{ V}, \qquad V_{I} = 0.4 \text{ V}$			-0.25	mA
10 <sup>‡</sup>	$V_{CC} = 5.25 \text{ V}, \qquad V_{O} = 2.25 \text{ V}$	- 30		-112	mA
lozh	$V_{CC} = 5.25 \text{ V}, \qquad V_{O} = 2.7 \text{ V}$			20	μΑ
IOZL	$V_{CC} = 5.25 \text{ V}, \qquad V_{O} = 0.4 \text{ V}$			- 20	μА
ICC	$V_{CC} = 5.25 \text{ V}, \qquad V_{I} = 4.7 \text{ V},$ PRE/ $\overline{OE}$ input at GND, Outputs open		120	180	mA

# switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

P	ARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	Without C array				50	70		MHz
fmax §	With C array				30	45		IVITZ
t <sub>pd</sub>	l	CLK†	Q	R1 = $500 \Omega$ ,		8	15	ns
t <sub>pd</sub>		PRE↑	Q	$R2 = 500 \Omega$ ,		12	20	ns
t <sub>pd</sub>		V <sub>C</sub> C <sup>↑</sup>	a	See Figure 3		0	10	ns
ten		ŌĒ↓	Q			10	20	ns
tdis		ŌĒ↑	Q			5	10	ns

 $<sup>^{\</sup>dagger}AII$  typical values are at  $V_{CC}~=~5$  V,  $T_{A}~=~25\,^{o}C.$ 

#### programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.




<sup>&</sup>lt;sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit current, I<sub>OS</sub>.  ${}^{\S}f_{\mbox{max}}$  is independent of the internal programmed configuration and the number of product terms used.

# TIB82S105BM, TIB82S105BC 16×48×8 FIELD PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

## diagnostics

A diagnostics mode is provided with these devices that allows the user to inspect the contents of the state register. When IO (pin 9) is held at 10 V, the state register bits PO-P5 will appear at the QO-Q5outputs and Q6-Q7 will be high. The contents of the output register will remain unchanged.

# diagnostics waveforms



PS = Present state, NS = Next state

# TIB82S105BM, TIB82S105BC 16×48×8 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET


#### test array

A test array that consists of product lines 48 and 49 has been added to these devices to allow testing prior to programming. The test array is factory programmed as shown below. Testing is accomplished by connecting QO-QT to IB-I15,  $PRE/\overline{OE}$  to GND, and applying the proper input signals as shown in the timing diagram. Product lines 48 and 49 MUST be deleted during user programming to avoid interference with the programmed logic function.

#### TEST ARRAY PROGRAM

												OPTION PRE/OE											Н															
			_									A١	ID																		0	R						
PRODUCT LINE	С	Ē	1	1	1	1	1	1		INP (li								7	ΝEΧ	(T :	STA S)	TE		OUT (Qn)														
LINE	ľ	٦	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0
48	X	=	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	Н	Н	Н	Н	Η	L	L	L	L	L	L	L	L	L	L	L	L	L	L
49	-	Х	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

## test array waveforms



#### TEST ARRAY DELETED

											OPTION PRE/OE												Н																
		AND											OR																										
PRODUCT	INPUT PRESENT STATE										ΤE	1	NE>		STA	ΑTE		OUT (Qn)																					
LINE	С	c	1	1	1	1	1	1		(li	1)								(PS)						(NS)							(QII)							
			5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
48	_	_	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	-	_	-	-	_	_	_	_	_	-	_	_	-		
49	-	X	L	L	L	L	L	L	L	L	Ė	L	L	L	L	L	L	L	L	L	L	L	L	L	-	-	_	_	_	-	1	-	-	<u></u>	l-	L	-		

X = Fuse intact, - = Fuse blown



#### **TIB82S105B, 82S105A COMPARISON**

The Texas Instruments TIB82S105B is a 16 imes 48 imes 8 Field-Programmable Logic Sequencer that is functionally equivalent to the Signetics 82S105A. However, the TIB82S105B is designed for a maximum speed of 50 MHz with the preset function being made conventional. As a result the TIB82S105B differs from the 82S105A in speed and in the preset recovery function.

The TIB82S105B is a high-speed version of the original 82S105A. The TIB82S105B features increased switching speeds with no increase in power. The maximum operating frequency is increased from 20 MHz to 50 MHz and does not decrease as more product terms are connected to each sum (OR) line. For instance, if all 48 product tems were connected to a sum line on the original 82S105A, the f<sub>max</sub> would be about 15 MHz. The f<sub>max</sub> for the TIB82S105B remains at 50 MHz regardless of the programmed configuration. In addition, the preset recovery sequence was changed to a conventional recovery sequence, providing quicker clock recovery times. This is explained in the following paragraph.

The TIB82S105B and the 82S105A are equipped with power-up preset and asynchronous preset functions. The power-up preset causes the registers to go high during power-up. The asynchronous preset inhibits clocking and causes the registers to go high whenever the preset pin is taken high. After a power-up preset occurs, the minimum setup time from power-up to the first clock pulse must be met in order to assure that clocking is not inhibited. In a similar manner after an asynchronous preset, the preset input must return low (inactive) for a given time, t<sub>su</sub>, before clocking.

The Signetics 82S105A was designed in such a way that after both power-up preset and asynchronous preset it requires that a high-to-low clock transition occur before a clocking transition (low-to-high) will be recognized. This is shown in Figure 1. The Texas Instruments TIB82S105B does not require a high-to-low clock transition before clocking can be resumed, it only requires that the preset be inactive 8 ns (preset inactive-state setup time) before the clock rising edge. See Figure 2.

The TIB82S105B, with an  $f_{\text{max}}$  of 50 MHz, is ideal for systems in which the state machine must run several times faster than the system clock. It is recommended that the TIB82S105B be used in new designs. However, if the TIB82S105B is used to replace the 82S105A, then the customer must understand that clocking will begin with the first clock rising edge after preset.

**TABLE 3. SPEED DIFFERENCES** 

PARAMETER	82S105A SIGNETICS	TIB82S105B TI ONLY
f <sub>max</sub>	20 MHz	50 MHz
<sup>t</sup> pd, CLK to Q	20 ns	15 ns



# TIB82S105BM, TIB82S105BC 16×48×8 FIELD PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET




FIGURE 1. 82S105A PRESET RECOVERY OPERATION







FIGURE 2. TIB82S105B PRESET RECOVERY OPERATION


#### PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR THREE-STATE OUTPUTS








VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



#### VOLTAGE WAVEFORMS PULSE DURATIONS



# VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: For M suffix, use the voltage levels indicated in parentheses ( ), PRR  $\leq$  10 MHz,  $t_r$  and  $t_f \leq$  2 ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in [ ], PRR  $\leq$  1 MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
  - E. Equivalent loads may be used for testing.



# TIB82S167BM, TIB82S167BC 14 × 48 × 6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

D2896, JANUARY 1985-REVISED AUGUST 1989

- Programmable Asynchronous Preset or **Output Control**
- Power-On Preset of All Flip-Flops
- 8-Bit Internal State Register with 4-Bit **Output Register**
- Power Dissipation . . . 600 mW Typical
- Functionally Equivalent to, † but Faster than 82S167A

## description

The TIB82S167B is a TTL field-programmable state machine of the Mealy type. This state machine (logic sequencer) contains 48 product terms (AND terms) and 12 pairs of sum terms (OR terms). The product and sum terms are used to control the 8-bit internal state register and the 4-bit output register.

The outputs of the internal state register (PO-P7) are fed back and combined with the 14 inputs (IO-I13) to form the AND array. In addition the first two bits of the internal state register (PO-P1) are brought off-chip to allow the output register to be extended to 6 bits if desired. A single sum term is complemented and fed back to the AND array, which allows any of the product terms to be summed, complemented, and used as inputs to the AND array.


The state and output registers are positive-edgetriggered S/R flip-flops. These registers are unconditionally preset high on power-up. PRE/OE can be used as PRE to preset both registers or, by blowing the proper fuse, be converted to an output control function, OE.

The TIB82S167BM is characterized for operation over the full military temperature range of -55°C to 125°C. The TIB82S167BC is characterized for operation from 0 °C to 75 °C.

M SUFFIX . . . JT PACKAGE C SUFFIX . . . NT PACKAGE (TOP VIEW) CIKITI DADVOC

CLVIII	O 24	□ vcc
16 🛮 2	23	]17
15 🛮 3	22	] 18
14 🛮 4	21	]19
13 🔲 5	20	]110
12 🛮 6	19	]111
11 🛮 7	18	]112
10 🛮 8	17	]113
00 <b>∏</b> 9	16	PRE/OF
0.1 🛮 10	15	_P1
02 🛮 1	1 14	_P0
GND 🛚 1:	2 13	03

M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




NC-No internal connection




<sup>†</sup> Power up preset and asynchronous preset functions are not identical to 82S167A.

# functional block diagram (positive logic)




 $\sim$  denotes fused inputs

#### timing diagram





# TIB82S167BM, TIB82S167BC 14 × 48 × 6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET



- NOTES: 1. All AND gate inputs with a blown link float to the high level.
  - 2. All OR gate inputs with a blown link float to the low level.
  - 3. Fuse Number = First Fuse Number + Increment

# TIB82S167BM 14 × 48 × 6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3 STATE OUTPUTS OR PRESET

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 3)	7 V
Input voltage (see Note 3)	5.5 V
Voltage applied to a disabled output (see Note 3)	5.5 V
Operating free-air temperature range	
Storage temperature range	-65°C to 150°C

NOTE 3: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

		PARAMETER	MIN	NOM	MAX	UNIT
$v_{CC}$	Supply voltage		4.5	5	5.5	V
$V_{IH}$	High-level input voltage	-	2		5.5	V
$V_{IL}$	Low-level input voltage				0.8	V
IOH	High-level output current				- 2	mA
lol	Low-level output current				12	mA
f	Clock frequency <sup>†</sup>	1 thru 48 product terms without C-array <sup>‡</sup>	0		40	
fclock	Clock frequency	1 thru 48 product terms with C-array	0		25	MHz
	Pulse duration	Clock high or low	12			
t <sub>w</sub>	ruise duration	Preset	18			ns
	Setup time before CLK1,	Without C-array	25			
t <sub>su</sub>	1 thru 48 product terms	With C-array	40			ns
t <sub>su</sub>	Setup time, Preset low (inac	tive) before CLK <sup>§</sup>	10			ns
th	Hold time, input after CLK↑		0			ns
ТА	Operating free-air temperatu	re	- 55		125	°C

<sup>&</sup>lt;sup>†</sup>The maximum clock frequency is independent of the internal programmed configuration. If an output is fed back externally to an input, the maximum clock frequency must be calculated.



<sup>&</sup>lt;sup>‡</sup>The C-array is the single sum term that is complemented and fed back to the AND array.

<sup>§</sup>After Preset goes inactive, normal clocking resumes on the first low-to-high clock transition.

# TIB82S167BM 14 × 48 × 6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDI	TIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			- 1.2	>
VOH	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -2 mA	2.4	3.2		V
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA		0.25	0.4	>
lı lı	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			25	μΑ
¹iн	V <sub>CC</sub> = 5.5 V,	$V_1 = 2.7 \text{ V}$			20	μΑ
IIL III	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.25	mA
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V	- 30		- 250	mA
<sup>1</sup> OZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V	- I		20	μΑ
IOZL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			- 20	μΑ
	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V,		90	160	mA
lcc l	PRE/OE input at GND,	Outputs open	İ	90	160	I INA

# switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

P	ARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
, 8	Without C array				40	70		MHz
f <sub>max</sub> s	With C array				25	45		IVITIZ
t <sub>pd</sub>		CLK†	Q	$R1 = 390 \Omega,$		10	20	ns
t <sub>pd</sub>		PRE↑	Q	$R2 = 750 \Omega,$		8	25	ns
t <sub>pd</sub> ¶		Vcct	Q	See Figure 3		0	15	ns
t <sub>en</sub>		OE↓	Q	1		10	25	ns
tdis		OE↑	Q	1		5	15	ns

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



<sup>\*</sup>Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test equipment ground degradation.

<sup>§</sup>f<sub>max</sub> is independent of the internal programmed configuration and the number of product terms used.

This parameter is guaranteed but not tested.

# **TIB82S167BC** 14 × 48 × 6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 3)	7 V
Input voltage (see Note 3)	5.5 V
Voltage applied to a disabled output (see Note 3)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

NOTE 3: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

	-	PARAMETER	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VIH	High-level input voltage		2		5.5	V
VIL	Low-level input voltage				0.8	V
ЮН	High-level output current				-3.2	mA
loL	Low-level output current				24	mA
fclock	Clock frequency <sup>†</sup>	1 thru 48 product terms without C-array <sup>‡</sup>	0		50	
CIOCK	Clock frequency	1 thru 48 product terms with C-array	0		30	MHz
tw	Pulse duration	Clock high or low	10			
w	i dise ddiation	Preset	15			ns
	Setup time before CLK1,	Without C-array	15			
t <sub>su</sub>	1 thru 48 product terms	With C-array	30			ns
t <sub>su</sub>	Setup time, Preset low (inacti	ive) before CLK↑§	8			ns
th	Hold time, input after CLK↑		0			ns
$T_A$	Operating free-air temperature	9	0		75	°C

<sup>†</sup>The maximum clock frequency is independent of the internal programmed configuration. If an output is fed back externally to an input, the maximum clock frequency must be calculated.



<sup>&</sup>lt;sup>‡</sup>The C-array is the single sum term that is complemented and fed back to the AND array.

<sup>§</sup>After Preset goes inactive, normal clocking resumes on the first low-to-high clock transition.

# **TIB82S167BC** 14 × 48 × 6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{I} = -18 \text{ mA}$			-1.2	V
VOH	$V_{CC} = 4.75 \text{ V}, \qquad I_{OH} = -3.2 \text{ mA}$	2.4	3		V
	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 24 mA		0.37	0.5	· V
VOL	$V_{CC} = 5.25 \text{ V}, \qquad V_{I} = 5.5 \text{ V}$			25	μΑ
	$V_{CC} = 5.25 \text{ V}, \qquad V_{I} = 2.7 \text{ V}$			20	μΑ
<u>ін</u>	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V			-0.25	mA
IIL III	$V_{CC} = 5.25 \text{ V}, \qquad V_{O} = 2.25 \text{ V}$	-30		-112	mA
10 <sup>‡</sup>	$V_{CC} = 5.25 \text{ V}, \qquad V_{O} = 2.7 \text{ V}$			20	μΑ
lozh	$V_{CC} = 5.25 \text{ V}, \qquad V_{O} = 0.4 \text{ V}$			20	μΑ
lozL	$V_{CC} = 5.25 \text{ V}, \qquad V_{I} = 4.5 \text{ V},$				
ICC	$VCC = 5.25 \text{ V}, \qquad V_1 = 4.3 \text{ V},$ PRE/ $\overline{OE}$ input at GND, Outputs open		. 90	160	mA

# switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

P	ARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Without C array				50	70		MHz
f <sub>max</sub> §	With C array				30	45		IVITIZ
t <sub>pd</sub>	With 5 array	CLK↑	Q	$R1 = 500 \Omega,$		10	15	ns
		PRE↑	Q	$R2 = 500 \Omega$ ,		8	20	ns
<sup>t</sup> pd • .		V <sub>CC</sub> ↑	Q	See Figure 3		0	10	ns
<sup>t</sup> pd		OE↓	Q			10	20	ns
t <sub>en</sub> tdis		OE↑	Q			5	10	ns

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC} = 5$  V,  $T_{A} = 25$  °C.

# programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.



<sup>&</sup>lt;sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit current, los. §f<sub>max</sub> is independent of the internal programmed configuration and the number of product terms used.

A diagnostics mode is provided with these devices that allows the user to inspect the contents of the state register. When IO (pin 9) is held at 10 V, the state register bits P2-P7 will appear at the Q0-Q3 and PO-P1 outputs. The contents of the registers, Q0-Q3, and P0-P1 remain unchanged.

# diagnostics waveforms



PS = Present State

NS = Next State



# TIB82S167BM, TIB82S167BC 14 × 48 × 6 FIELD PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET


#### test array

A test array that consists of product lines 48 and 49 has been added to these devices to allow testing prior to programming. The test array is factory programmed as shown below. Testing is accomplished by connecting Q0-Q3 to I10-I13, PRE/OE to GND, and applying the proper input signals as shown in the timing diagram. Product lines 48 and 49 must be deleted during user programming to avoid interference with the programmed logic function.

#### test array program

																												- (	OP1	ГΙΟ	NΡ	RE/	ŌE					н
	Г											A١	ID													_					0	R						
PRODUCT										INP	UT		-						PF	RES	EN1	TS'	TA	TE	. 1	NE)	CT : (N	STA	ATE				c	TU(		Т		
LINE	C	C	1	1	1	1	1	1								_			L		_		,	_	L	_	_		_	_	<u> </u>	_	_		-	-	P. 1	
			5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0
48	x	-	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
49	-	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Ħ	Н	Н	Н	Н

## test array waveforms



#### test array deleted

																													OP	ГΙΟ	N F	RE	ŌĒ				$\perp$	н
												A١	ND.																		0	R						_
PRODUCT	С	Ē		1	1	1	1	1	1	INP									PF	ES	ENT (P		TA <sup>-</sup>	ΓE	г	ΝE>	T : (N		ΛTE				O	UT (Q	PU <sup>.</sup>	Т		
LIIVE	۲	ľ	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	5.	4	3	2	1	0	7	6	5	4	3	2	1	0
48	-	_	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Ι	Ξ	Н	H	Н	Н	Н	Н	-	-	_	_	_	_	_	_	_	_	_	_	-	ᅴ
49	-	Х	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	-	-		_	_	L	-	-	-	_	-	-		

X = Fuse intact, - = Fuse blown



## TIB82S167B, 82S167A COMPARISON

The Texas Instruments TIB82S167B is a 14  $\times$  48  $\times$  6 Field-Programmable Logic Sequencer that is functionally equivalent to the Signetics 82S167A. However, the TIB82S167B is designed for a maximum speed of 50 MHz with the preset function being made conventional. As a result the TIB82S167B differs from the 82S167A in speed and in the preset recovery function.

The TIB82S167B is a high-speed version of the original 82S167A. The TIB82S167B features increased switching speeds with no increase in power. The maximum operating frequency is increased from 20 MHz to 50 MHz and does not decrease as more product terms are connected to each sum (OR) line. For instance, if all 48 product terms were connected to a sum line on the original 82S167A, the f<sub>max</sub> would be about 15 MHz. The f<sub>max</sub> for the TIB82S167B remains at 50 MHz regardless of the programmed configuration. In addition, the preset recovery sequence was changed to a conventional recovery sequence, providing quicker clock recovery times. This is explained in the following paragraphs.

The TIB82S167B and the 82S167A are equipped with power-up preset and asynchronous preset functions. The power-up preset causes the registers to go high during power-up. The asynchronous preset inhibits clocking and causes the registers to go high whenever the preset pin is taken high. After a power-up preset occurs, the minimum setup time from power-up to the first clock pulse must be met in order to assure that clocking is not inhibited. In a similar manner after an asynchronous preset, the preset input must return low (inactive) for a given time, t<sub>SU</sub>, before clocking.

The Signetics 82S167A was designed in such a way that after both power-up preset and asynchronous preset it requires that a high-to-low clock transition occur before a clocking transition (low-to-high) will be recognized. This is shown in Figure 1. The Texas Instruments TIB82S167B does not require a high-to-low clock transition before clocking can be resumed, it only requires that the preset be inactive 8 ns (preset inactive-state setup time) before the clock rising edge. See Figure 2.

The TIB82S167B, with an f<sub>max</sub> of 50 MHz, is ideal for systems in which the state machine must run several times faster than the system clock. It is recommended that the TIB82S167B be used in new designs. *However, if the TIB82S167B is used to replace the 82S167A, then the customer must understand that clocking will begin with the first clock rising edge after preset.* 

#### SPEED DIFFERENCES

PARAMETER	82S167A SIGNETICS	TIB82S167B TI ONLY
f <sub>max</sub>	20 MHz	50 MHz
<sup>t</sup> pd, CLK to Q	20 ns	15 ns



# TIB82S167BM, TIB82S167BC 14 × 48 × 6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET




FIGURE 1. 82S167A PRESET RECOVERY OPERATION







FIGURE 2. TIB82S167B PRESET RECOVERY OPERATION




3-STATE OUTPUTS






#### **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



**VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS** 

NOTES: A.  $C_1$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control
- C. All input pulses have the following characteristics: For M suffix, use the voltage levels indicated in parentheses ( ), PRR < 10 MHz,  $t_r$  and  $t_f \le 2$  ns, duty cycle = 50%. For C suffix, use the voltage levels indicated in brackets [], PRR  $\le 1$  MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be fused for testing.

#### FIGURE 3



# TICPAL16L8-55C, TICPAL16R4-55C TICPAL16R6-55C, TICPAL16R8-55C STANDARD CMOS PAL® CIRCUITS

D3062, NOVEMBER 1987-REVISED OCTOBER 1989

- Standard 20-Pin PAL Family
- Virtually Zero Standby Power
- Propagation Delay . . . 55 ns Max
- TTL- and HC-Compatible Inputs and Outputs
- Preload Capability to Aid Testing
- Fully Tested for High Programming Yield Before Packaging
- Greater than 2000-V Input Protection for Electrostatic Discharge
- Devices in the 'J' Package Can Be Erased and Reprogrammed More Than Once

		3-STATE	REGISTERED	I/O	
DEVICE	INPUTS	0 OUTPUTS			
PAL16L8	10	2	0	6	
PAL16R4	8	0	4 (3-state)	- 4	
PAL16R6	8	0	6 (3-state)	2	
PAI 1688	8	o	8 (3-state)	Q	

#### description

These PAL devices provide reliable, high-performance substitutes for conventional TTL and HCT logic. They are also compatible with HC logic over the V<sub>CC</sub> range of 4.75 V to 5.25 V. Their easy programmability allows for quick design of "custom" functions and typically result in a more compact circuit board. Static power dissipation for these devices is negligible.

The output registers of these devices are D-type flip-flops that store data on the low-to-high transition of the clock input. The registered outputs may be disabled by taking  $\overline{OE}$  high, whereas the nonregistered outputs may be disabled through the use of individual product terms. Unused inputs must always be connected to an appropriate logic level, preferably either VCC or ground.

TIC J OR	PAL N PA		
(TC	OP V	IEW	')
	1 C 2 3 4 5 6 7 8	20 19 18 17 16 15 14 13	Vcc   o   i/o   i/o   i/o   i/o   i/o
GND [	10	11	<u>ا (</u>


TICPAL16R4'
J OR N PACKAGE
(TOP VIEW)

ск П	1 U	20	Vcc
	2	19	1/0
- 0	3	18	1/0
- 1	4	17	Q
- 1	5,~	16	Q
1	6 '-'	15	<b>Q</b>
1 [	7	14	) Q
1	8	13	] I/O
1	9	12	1/0
ND [	10	11	ŌE

TICPAL16R6'
J OR N PACKAGE
(TOP VIEW)



TICPAL16R8'
J OR N PACKAGE
(TOP VIEW)



The dotted circles represent windows found only in the J package.

PAL® is a registered trademark of Monolithic Memories Inc.



#### description (continued)

The programming cell consists of a floating-gate device like those used in EPROMs. All terms are initially connected. The unwanted terms are programmed out to provide the desired function. The output of a given AND gate is low if both the true and complement cells of a term are connected, and high if all related cells are programmed. Programming can be done manually but is usually achieved through the use of commercially available programming equipment.

This TICPAL16' series has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883B, Method 3015.1. However, care should be exercised in handling these devices, as exposure to ESD may result in a degradation of the device parametric performance.

The floating gate programmable cells allow these PALs to be fully programmed and tested before assembly to assure high field programming yield and functionality. They are then erased by ultraviolet light before packaging.

All devices in this series contain a security feature. Once the security cell is programmed, additional programming and verification cannot be performed. This prevents easy duplication of a design.

The TICPAL16'C series is characterized for operation from 0°C to 75°C.


#### erasure

The TICPAL16' (JL package) series can be erased after programming by exposure to ultraviolet light that has a wavelength of 253.7 nm (2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen w-s-cm<sup>2</sup>. The lamp should be located about 2.5 cm (1 inch) above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TICPAL16' series (JL package), the window should be covered with an opaque label.




# functional block diagrams (positive logic)

#### TICPAL16L8'




TICPAL16R4




# functional block diagrams (positive logic)


#### TICPAL16R6



TICPAL16R8




# logic diagram (positive logic)






# CLK (1)






#### logic diagram (positive logic)





# logic diagram (positive logic)





# 

#### recommended operating conditions

	-	MIN	NOM	MAX	UNIT
Supply voltage		4.75		5.25	V
		2			V
Low-level input voltage				0.8	V
	Clock high	20			ns
W Pulse duration	Clock low	20			113
Setup time, input or feedback before C	LK1	40			ns
many control of the second control of the se		0			ns
		0		75	°C
	Pulse duration Setup time, input or feedback before C	High-level input voltage  Low-level input voltage  Pulse duration  Setup time, input or feedback before CLK1  Hold time, input or feedback after CLK1	Supply voltage         4.75           High-level input voltage         2           Low-level input voltage         Clock high         20           Pulse duration         Clock low         20           Setup time, input or feedback before CLK1         40           Hold time, input or feedback after CLK1         0	Supply voltage         4.75           High-level input voltage         2           Low-level input voltage         Clock high         20           Pulse duration         Clock low         20           Setup time, input or feedback before CLK1         40           Hold time, input or feedback after CLK1         0	Supply voltage         4.75         5.25           High-level input voltage         2           Low-level input voltage         0.8           Pulse duration         Clock high         20           Clock low         20           Setup time, input or feedback before CLK1         40           Hold time, input or feedback after CLK1         0



#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = 3.2 mA (for TTL)		4			.,
VOH	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = -4 mA (for CMOS)		3.86			V
V <sub>OL</sub>	$V_{CC} = 4.75 V$ ,	I <sub>OL</sub> = 24 mA (for TTL)				0.5	.,
VOL	$V_{CC} = 4.75 V$ ,	I <sub>OL</sub> = 4 mA (for CMOS)				0.4	V
lozh	$V_{CC} = 5.25 V,$	V <sub>O</sub> = 2.4 V				10	μΑ
lozL	$V_{CC} = 5.25 V,$	V <sub>O</sub> = 0.4 V				-10	μΑ
IH	$V_{CC} = 5.25 \text{ V},$	$V_I = V_{CC}$				10	μΑ
lլլ_	$V_{CC} = 5.25 V$ ,	$V_I = 0$				-10	μΑ
ICC(standby)	$V_{CC} = 5.25 V$	$V_I = 0$ or $V_{CC}$ ,	I <sub>O</sub> = 0			100	μΑ
ICC(operating)	$V_{CC} = 5.25 V$ ,	$V_I = 0$ to $V_{CC}$ ,	$I_{O} = 0$ ,				mA
f	f = 1 MHz to 25 M	Hz			2		MHz
t.,	V <sub>CC</sub> 5.25 V,	V <sub>I</sub> = 0.5 V or 2.4 V,					
<sup>‡</sup> ∆ICC	Other inputs at 0 V	or V <sub>CC</sub>		1	1.4	3	mA
C <sub>i</sub>	T <sub>A</sub> = 25 °C,	f = 1 MHz			6		pf

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) R1 = 200 $\Omega$ , R2 = 390 $\Omega$ , CL = 50 pf

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN TYP†	MAX	UNIT
f <sub>max</sub> §		with feedback	16		
'max -		w/o feedback	25		MHz
<sup>t</sup> pd	I, I/O, or feedback	O or I/O	35	55	ns
<sup>t</sup> pd	CLK†	Q	15	22	ns
t <sub>en</sub>	ŌE↓	Q	15	25	ns
t <sub>dis</sub>	ŌĒ↑	Q	15	25	ns
<sup>t</sup> en	1 or 1/0	Q or I/O	35	55	ns
<sup>t</sup> dis	I or I/O	Q or I/O	35	55	ns

$$^{\S}f_{max(with feedback)} = \frac{1}{t_{SU} + t_{pd} (CLK to Q)}$$
;  $f_{max(without feedback)} = \frac{1}{t_{SU}}$ 




 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\ddagger}$ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 or V<sub>CC</sub>.

#### preload procedure for registered outputs

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. All of the registers may be preloaded simultaneously by following the steps below.

- Step 1. With VCC at 5 V and Pin 11 at VIH, raise Pin 1 to VIHH.
- Step 2. Apply either VII or VIH to the output corresponding to the register to be preloaded.
- Step 3. Lower Pin 1 to VIL, then remove the output voltage. Preload can be verified by lowering Pin 11 to VII and observing the voltage level at the output pins.

#### preload waveforms




## preload parameters, TA = 25°C

	PARAMETER <sup>†</sup>	MIN	NOM	MAX	UNIT
VIHH	Preload voltage on pin 1	12.5	13	13.5	V
Iнн	Preload input current at pin 1	3.2	4	4,8	mA
Δν/Δt	Voltage ramping (VIHH)	50			V/μs
td	Setup and hold times	2			μS


<sup>†</sup>Other test parameters and conditions are shown in recommended operating conditions and electrical characteristics tables.





- NOTES: A. C<sub>L</sub> = includes probe and jig capacitance.
- B. When measuring propagation times of 3-state outputs, S1 is closed.

FIGURE 1. LOAD CIRCUIT FOR THREE-STATE OUTPUTS




#### **VOLTAGE WAVEFORMS**

- NOTES: A. When measuring propagation times of 3-state outputs, S1 is closed.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns.

FIGURE 2. PROPAGATION DELAY TIMES, OUTPUT RISE AND FALL TIMES






**VOLTAGE WAVEFORMS** 

Phase relationship between waveforms was chosen arbitrarily. All input pulses are supplied by generators having the following NOTE: characteristics: PRR  $\leq$  1 MHz,  $Z_0 = t_r = 6$  ns,  $t_f = 6$  ns.

FIGURE 3. SETUP AND HOLD TIMES, AND INPUT RISE AND FALL TIMES




**VOLTAGE WAVEFORMS** 

NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz,  $Z_0 = 50 \, \Omega$ ,  $t_r = 6 \, \text{ns}$ ,  $t_f = 6 \, \text{ns}$ . B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 4. ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS





NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_0 = 50 \Omega$ ,  $t_f = 6 \text{ ns}$ . B. For clock inputs,  $f_{\text{max}}$  is measured with input duty cycle = 50%.

FIGURE 5. PULSE DURATIONS

# TICPAL22V10Z-25C FPIC™ CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS


D3323, SEPTEMBER 1989-REVISED DECEMBER 1989

- 24-Pin Advanced CMOS PAL
- Virtually Zero Standby Power
- Propagation Delay Time
   25 ns . . . Turbo Mode
   35 ns . . . Zero-Power Mode
- Variable Product Term Distribution Allows More Complex Functions to Be Implemented
- Each Output Is User-Programmable for Registered or Combinatorial Operation, Polarity, and Output Enable Control
- Extra Terms Provide Logical Synchronous Set and Asynchronous Reset Capability
- Preload Capability on All Registered Outputs Allows for Improved Device Testing
- UV Light Erasable Cell Technology Allows for:

Reconfigurable Logic Reprogrammable Cells Full Factory Testing for Guaranteed 100% Yields

- Programmable Design Security Bit Prevents Copying of Logic Stored in Device
- Package Options Include Plastic DIP and Chip Carrier [for One-Time-Programmable (OTP) Devices] and Ceramic Dual-In-Line Windowed Package

#### IT AND NT PACKAGE (TOP VIEW) CLK/I ∪24∏ V<sub>CC</sub> 23 1/O/Q 1 2 22 I/O/Q 1 🛮 3 21 1/0/0 1 🛮 4 20 1/0/0 <sup>1</sup>19∏ I/O/Q 18 I/O/Q 17 1/0/Q 16 I/O/Q 15 I/O/Q 14 1/0/Q GND [ 13 I



FN PACKAGE

NC-No internal connection
Pin assignments in operating mode

#### description

This CMOS PAL device features variable product terms, flexible outputs, and virtually zero

standby power. It combines TI's EPIC \*\* (Enhanced Processed Implanted CMOS) process with ultraviolet-light-erasable EPROM technology. Each output has an OLM (Output Logic Macrocell) configuration allowing for user definition of the output type. This PAL provides reliable, low-power substitutes for numerous high-performance TTL PALs with gate complexities between 300 and 800 gates.

The 'PAL22V10Z has 12 dedicated inputs and ten user-definable outputs. Individual outputs can be programmed as registered or combinational and inverting or noninverting as shown in the Output Logic Macrocell (OLM) diagram. These ten outputs are enabled through the use of individual product terms.

The variable product-term distribution on this device removes rigid limitation to a maximum of eight product terms per output. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. The variable allocation of product terms allows for far more complex functions to be implemented in this device than in previously available devices.

EPIC is a trademark of Texas Instruments Incorporated.



#### description (continued)

With features such as the programmable OLMs and the variable product-term distribution, the TICPAL22V10Z offers quick design and development of custom LSI functions. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs can be implemented with this device.

Design complexity is enhanced by the addition of synchronous set and asynchronous reset product terms. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0 independently of the clock. The output logic level after set or reset will depend on the polarity selected during programming.

Output registers of this device can be preloaded to any desired state during testing, thus allowing for full logical verification during product testing.

The TICPAL22V10Z has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015.6. However, care should be exercised in handling these devices, as exposure to ESD may result in a degradation of the device parametric performance.

The floating gate programmable cells allow these PAL devices to be fully programmed and tested before assembly to assure high field programming yield and functionality. They are then erased by ultraviolet light before packaging.


The TICPAL22V10Z-25C is characterized for operation from 0  $^{\circ}$ C to 75  $^{\circ}$ C.

#### design security

The 'PAL22V10Z contains a programmable design security cell. Programming this cell will disable the read verify and programming circuitry protecting the design from being copied. The security cell is usually programmed after the design is finalized and released to production. A secured device will verify as if every location in the device is programmed. Because programming is accomplished by storing an invisible charge instead of opening a metal link, the '22V10Z cannot be copied by visual inspection. Once a secured device is fully erased, it can be reprogrammed to any desired configuration.




# functional block diagram (positive logic)



 $\sim$  denotes programmable cell inputs

#### logic diagram (positive logic)



Programmable Cell Number = First Cell Number + Increment




# TICPAL22V10Z-25C EPICTM CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS

## output logic macrocell (OLM) description

A great amount of architectural flexibility is provided by the user-configurable macrocell output options. The macrocell consists of a D-type flip-flop and two select multiplexers. The D-type flip-flop operates like a standard TTL D-type flip-flop. The input data is latched on the low-to-high transition of the clock input. The  $\Omega$  and  $\overline{\Omega}$  outputs are made available to the output select multiplexer. The asynchronous reset and synchronous set controls are available in all flip-flops.

The select multiplexers are controlled by programmable cells. The combination of these programmable cells will determine which macrocell functions are implemented. It is this user control of the architectural structure that provides the generic flexibility of this device.

## output logic macrocell diagram






#### output logic macrocell options


#### MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

	LL ECT	FEEDBACK AN	D OUTPUT CONFIC	GURATION
S1	S0			
0	0	Register feedback	Registered	Active low
0	1	Register feedback	Registered	Active high
1	0	I/O feedback	Combinational	Active low
1	1 -	I/O feedback	Combinational	Active high


- 0 = erased cell 1 = programmed cell
- S1 and S0 are select-function cells as shown in the output logic macrocell




REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT



REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT



I/O FEEDBACK, COMBINATIONAL, ACTIVE-LOW OUTPUT



I/O FEEDBACK, COMBINATIONAL, ACTIVE-HIGH OUTPUT

# TICPAL22V10Z-25C EPICTM CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $^{\dagger}$

Supply voltage range, VCC0.5 to 7	V
Input voltage range, VI (see Note 1)	V
Input diode current, lik (VI $<$ 0 or VI $>$ VCC) $\pm$ 20 m	Α
Output diode current, IOK (VO $<$ 0 or VO $>$ VCC) $\pm$ 20 m	ıA
Continuous output current, IO (VO = 0 to VCC)	Α
Lead temperature 1.6 mm (1/16 in) from case for 10 seconds: FN or NT package 260 °	,C
Lead temperature 1.6 mm (1/16 in) from case for 10 seconds: JT package	°C
Operating free-air temperature range	C,C
Storage temperature range65 °C to 150 °	'C

<sup>†</sup> Stresses beyond those listed under "absulute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This rating applies except during programming and preload cycles.

## recommended operating conditions

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.75	5	5.25	V	
VIH	High-level input voltage		2			V	
VIL	Low-level input voltage				8.0	V	
		Driving TTL			-3.2	mA	
ЮН	High-level output current	Driving CMOS			-4		
		Driving TTL			16	mA	
IOL Low-level output current	Low-level output current	Driving CMOS			4		
		CLK high	10			ns	
tw	Pulse duration	CLK low	10				
		Asynchronous reset	20				
		Input or feedback	17				
tsu	Setup time, turbo mode	Asynchronous reset inactive	20			ns	
-54	•	Synchronous preset inactive	20				
		Input or feedback	25				
tsu	Setup time, zero-power mode	Asynchronous reset inactive	30			ns	
·su		Synchronous preset inactive	30			1	
th	Hold time	Input or feedback	0			ns	
TA	Operating free-air temperature		0		75	°C	



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
Voн	VCC = 4.75 V,	IOH = -3.2 mA for TTL	4 4.8	-	
-011	VCC = 4.75 V,	IOH = -4 mA for CMOS	3.86 4.7		٧
VOL	VCC = 4.75 V,	IOL = 16 mA for TTL	0.25	0.5	
· OL	VCC = 4.75 V,	IOL = 4 mA for CMOS	0.07	0.4	V
IOZH	VCC = 5.25 V,	VO = 2.7 V	0.01	10	μΑ
IOZL	VCC = 5.25 V,	VO = 0.5 V	-0.01	-10	μΑ
ЧН	VCC = 5.25 V,	VI = 5.25 V	0.01	10	μΑ
IIL	VCC = 5.25 V,	V <sub>I</sub> = 0.5 V	-0.01	-10	μΑ
10*	VCC = 5.25 V,	VO = 0.5 V	-30 -45	-90	mA
lcc	VCC = 5.25 V,	VI = 0 or VCC			
(Zero-power mode)	Outputs open§		10	100	μΑ
Ci	VI = 2 V,	All inputs	6		
G	f = 1 MHz	All I/O pins	10		pF

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP <sup>†</sup>	MAX	UNIT
fmax <sup>£</sup>	Without feedback			50	66		
·iiiax	With feedback			28.5	55		MHz
tpd	Turbo mode	1,1/0	0.1/0		16	25	
τρα	Zero-power mode	1,1/0	0, 1/0		21	35	ns
tpd	Turbo mode	Asynchronous Q RESET		<b>—</b>	18	30	
	Zero-power mode			23	40	ns	
tpd		CLK↑	Q		10	18	ns
ten	Turbo mode	1,1/0	1.0.1/0		15	25	
ren	Zero-power mode	1, 1/0	Ι, Q, Ι/Ο		20	35	ns
tdis	Turbo mode	1.1/0	1.0.110		15	25	
	Zero-power mode	I, I/O	Ι, Q, Ι/Ο		17	35	ns

All typical values are at VCC = 5 V, TA = 25 °C.



This parameter approximates IOS. The condition VO = 0.5 V takes tester noise into account.

Disabled outputs are tied to GND or VCC.

 $E = \frac{1}{t_{\text{su}} + t_{\text{pd}} \left( \text{CLK to Q} \right)}; \text{ fmax (without feedback)} = \frac{1}{t_{\text{w}}(hi) + t_{\text{w}}(low)}$ 


# TICPAL22V10Z-25C EPICTM CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS

## preload procedure for registered outputs

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below. The output level depends on the polarity selected during programming.

- Step 1. With VCC at 5 volts and pin 1 at VIL, raise pin 8 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 8 to V<sub>I</sub>L. Preload can be verified by observing the voltage level at the output pin.

#### preload waveforms (see Note 2)




NOTE 2:  $t_d = t_{SU} = t_W = 100$  ns to 1000 ns.  $V_{IHH} = 10.25$  V to 10.75 V.

## programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specification, algorithms, and the lastest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.



NOTES: A. When measuring propagation times of 3-state outputs, S1 is closed.

B. C<sub>L</sub> includes probe and jig capacitance and is 50 pF for t<sub>pd</sub> and t<sub>en</sub> and 5 pF for t<sub>dis</sub>.

FIGURE 1. LOAD CIRCUIT FOR THREE-STATE OUTPUTS



**VOLTAGE WAVEFORMS** 

NOTES: A. When measuring propagation times of 3-state outputs, S1 is closed.


B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_0 = 50 \Omega$ ,  $t_f = t_f = 2 \text{ ns.}$ 

FIGURE 2. PROPAGATION DELAY TIMES, OUTPUT RISE AND FALL TIMES




# TICPAL22V10Z-25C EPIC<sup>TM</sup> CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS

### PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS

FIGURE 3. SETUP AND HOLD TIMES, AND INPUT RISE AND FALL TIMES



**VOLTAGE WAVEFORMS** 

FIGURE 4. ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS



VOLTAGE WAVEFORMS

FIGURE 5. PULSE DURATIONS

- NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_0 = 50 \Omega$ ,  $t_f = t_f = 2 \text{ ns.}$ 
  - B. For clock inputs,  $f_{max}$  is measured with input duty cycle = 50%
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

    Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



#### special design features

**True CMOS Outputs:** Each TICPAL22V10Z output is designed with a P-channel pull-up transistor and an N-channel pull-down transistor, a true CMOS output with rail-to-rail output switching. This provides direct interface to CMOS logic, memory, or ASIC devices without the need for a pull-up resistor. The CMOS output has 16-mA drive capability, which makes the TICPAL22V10Z an ideal substitute for bipolar PALs. The electrical characteristics of this device show the output under both CMOS and TTL conditions.

Simultaneous Switching: High-performance CMOS devices often have output glitches on nonswitched outputs when a large number of outputs are switched simultaneously. This glitch is commonly referred to as "ground bounce" and is most noticeable on outputs held at VOL (low-level output voltage). Ground bounce is caused by the voltage drop across the inductance in the package lead when current is switched (dv  $\propto l \times di/dt$ ).

One solution is to restrict the number of outputs that can switch simultaneously. Another solution is to change the device pinout such that the ground is located on a low-inductance package pin. TI opted for a third option in order to maintain pinout compatibility and eliminate functional constraints. This option controls the output transistor turn-on characteristics and puts a limit on the instantaneous current available to the load, much like the IOS resistor in a TTL circuit.

**Wake-Up Features:** The TICPAL22V10Z employs input signal transition detection techniques to power-up the device from the standby-power mode. The transition detector monitors all inputs, I/Os, and feedback paths. Whenever a transition is sensed, the detector activates the power-up mode. The device will remain in the power-up mode until the detector senses that the inputs and outputs have been static for about 40 ns; thereafter, the device returns to the standby mode.

**Turbo Mode or Zero-Power Mode:** When the turbo cell is programmed, the device will be set to the power-up mode. Therefore, the delay associated with its transition detection and power up will be eliminated. This is how the faster propagation delays and shorter setup times are obtained in the turbo mode. The turbo mode and the associated speed increase can be effectively simulated with the turbo cell erased, if a series of adjacent input, I/O, or feedback edges occur with an interval of about 25 ns or less between these adjacent edges. Under these conditions, the TICPAL22V10Z will never have the opportunity to power down due to the frequency of the adjacent edges.

**Power Dissipation:** Power dissipation of the TICPAL22V10Z is defined by three contributing factors, and the total power dissipation is the sum of all three.

Standby Power: The product of V<sub>CC</sub> and the standby I<sub>CC</sub>. The standby current is the reverse current through the diodes that are reversed biased. This current is very small, and for circuits that remain in static condition for a long time, this low amount of current can become a major performance advantage.

**Dynamic Power:** The product of VCC and the dynamic current. This dynamic current flows through the device only when the transistors are switching from one logic level to the other. The total dynamic current for the TICPAL22V10Z is dependent upon the users' configuration of the PAL and the operating frequency. Output loading can be a source of additional power dissipation.

**Interface Power:** The product of I<sub>CC</sub> (interface) and V<sub>CC</sub>. The total interface power is dependent on the number of inputs at the TTL V<sub>OH</sub> level. The interface power can be eliminated by the addition of a pull-up resistor.

Even though power dissipation is a function of the user's device configuration and the operating frequency, the TICPAL22V10Z is a lower powered solution than either the quarter-powered or half-powered bipolar devices. The virtually zero standby power feature makes the TICPAL22V10Z the device of choice for low-duty-cycle and battery-powered applications.




### TICPAL22V10Z-25C **EPIC™** CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS

### programming and erasability

Programming of the TICPAL22V10Z is achieved through floating-gate avalanche injection techniques. The charge trapped on the floating gate remains after power has been removed, allowing for the nonvolatility of the programmed data. The charge can be removed by exposure to light with wavelengths of less than 400 nm (4000 Å). The recommended erasure wavelength is 253.7 nm (2537 Å), with erasure time of 60 to 90 minutes, using a light source with a power rating of 12000  $\mu$ W/cm<sup>2</sup> placed within 2.5 cm (1 inch) of the device.

The TICPAL22V10 is designed for programming endurance of 1000 write/erase cycles with a data retention of ten years. To guarantee maximum data retention, the window on the device should be covered by an opaque label. The fluorescent light in a room can erase a unit in three years or, in the case of a direct sunlight, erasure can be complete in one week.







4.75

5.25

V<sub>CC</sub>-Supply Voltage-V

FIGURE 9

100

10 k

100 k


Fclock - Clock Frequency - Hz

FIGURE 8


1 M

10 M 100 M

# TICPAL22V10Z-25C EPICTM CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS



DELTA PROPAGATION DELAY TIME





# TIEPAL10H16ET6C ECL-TO-TTL IMPACT-X<sup>TM</sup> PAL<sup>®</sup> TRANSLATOR CIRCUIT

D3283, OCTOBER 1989


- ECL 10KH Programmable Logic with ECL-to-TTL Translation
- ECL Control Inputs
- 3-State TTL Outputs
- Reliable Titanium-Tungsten Fuses
- Package Options Include Both 300-mil Ceramic DIP and Plastic Chip Carrier

#### description

The TIEPAL10H16ET6C combines the IMPACT-X<sup>TM</sup> (Advanced Implanted, Advanced Composed) technology with proven titanium-tungsten fuses to provide a reliable high-performance substitute for conventional ECL 10KH logic. Easy programmability allows for quick design of custom functions with increased logic density.


The TIEPAL10H16ET6C accepts ECL input levels and provides TTL output levels, making it ideal for interfacing ECL circuits with TTL circuits. It has latched outputs controlled by a Latch Enable  $\overline{(\text{LE})}$  input at the ECL inputs. The 3-state outputs are enabled by an Output Enable  $\overline{(\text{OE})}$  input from a single ECL input. The TTL outputs are designed for 24-mA low-level output current.

The TIEPAL10H16ET6C is provided with an output polarity fuse that, if blown, will allow an output to assume a logic high when the implemented equation is satisfied. However, when the output polarity fuse is intact and the implementation equation is satisfied, the output will assume a logic low.



JT PACKAGE

FN PACKAGE (TOP VIEW)



NC-No internal connection

The TIEPAL10H16ET6C is equipped with a security fuse. When the security fuse is blown, additional programming and verification cannot be performed. This safeguards against easy duplication of a design.

The three GND pins must all be tied externally to an adequate ground plane for proper operation of this device.

The TIEPAL10H16ET6C is characterized for operation from 0°C to 75°C.

PAL is a registered trademark of Monolithic Memories, Inc. IMPACT-X is a trademark of Texas Instruments Incorporated.

# logic diagram† INCREMENT 24 GND 23 LE ECL/TTL <u>22</u> 0 ECL/TTL 21<sub>0</sub> 1537 <u>20</u> o ECL/TTL ECL/TTL <u>17</u> 0 ECL/TTL 16 O ECL/TTL 15 o 1280 14 OE

Fuse Number = First Fuse Number + Increment

<sup>&</sup>lt;sup>†</sup> An exclusive-NOR input grounded through an intact polarity fuse is at an ECL high logic level.


# TIEPAL10H16ET6C ECL-TO-TTL IMPACT-X™ PAL® TRANSLATOR CIRCUIT

#### **FUNCTION TABLE**

	INPU	rs		OU.	TPUTS
ŌĒ	LE	DATA	O <sup>†</sup>	Ō‡	FEEDBACK
L	L	Н	Н	L	Н
L	L	L	L	Н	L
L	Н	×	00	$\overline{o}_{o}$	0 <sub>0</sub> 0 <sub>0</sub>
Н:	H	X	Z	Z	Oo
Н	L	Н	Z	Z	Н
Н	L	L	Z	Z	L

X = Don't care

<sup>=</sup> Polarity fuse intact



NOTE: An exclusive-NOR input grounded through an intact polarity fuse is at an ECL high logic level.

FIGURE 1. SIMPLIFIED LOGIC DIAGRAM (EACH OUTPUT)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

ECL supply voltage, V <sub>FF</sub> (see Note 2)	-7 V to 0.5 V
TTI_supply voltage, Vcc	−0.5 V to 7 V
Input voltage range. Vi	. V <sub>EE</sub> to 0.5 V
Operating free-air temperature range, T <sub>A</sub>	. 0°C to 75°C
Storage temperature range	65°C to 150°C
Storage temperature range	

NOTES: 1. These ratings apply except for programming pins during a programming cycle.

<sup>† =</sup> Polarity fuse blown

<sup>2.</sup> All voltage values are with respect to the GND pin.

#### recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
TTL supply voltage, V <sub>CC</sub>		4.75	- 5	5.25	V
ECL supply voltage, V <sub>EE</sub>		-4.94	-5.2	-5.46	V
	T <sub>A</sub> = 0°C	-1.17		-0.84	
High-level input voltage, V <sub>IH</sub>	T <sub>A</sub> = 25°C	-1.13		-0.81	V
	T <sub>A</sub> = 75°C	-1.07		-0.735	
	T <sub>A</sub> = 0°C	-1.95		-1.48	
Low-level input voltage, V <sub>IL</sub>	T <sub>A</sub> = 25°C	-1.95		-1.48	V
	T <sub>A</sub> = 75°C	-1.95		-1.45	
High-level output current, I <sub>OH</sub>				-3.2	mA
Low-level output current, I <sub>OL</sub>			***************************************	24	mA
Pulse duration, LE high, t <sub>w</sub>		3			ns
Setup time, data before LE↑, t <sub>su</sub>		4			ns
Hold time, data after LE↑, t <sub>h</sub>		0			ns

#### electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Note 4)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	$V_{CC} = 4.75 \text{ V},$	V <sub>I</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max,	$I_{OH} = -3.2 \text{ mA}$	2.4	3.2		V
V <sub>OL</sub>	V <sub>CC</sub> = 4.75 V,	V <sub>I</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max,	I <sub>OL</sub> = 24 mA		0.3	0.5	V
l <sub>iH</sub> ‡	V <sub>EE</sub> = -5.46 V,	V <sub>I</sub> = V <sub>IH</sub> max				220	μΑ
l <sub>IL</sub> ‡	$V_{EE} = -4.94 \text{ V},$	V <sub>I</sub> = V <sub>IL</sub> min		0.5			μА
l <sub>ozh</sub>	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.7 V				20	μА
lozL	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.4 V				-20	μА
l <sub>os</sub> §	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0		-30		-130	mA
l <sub>EE</sub>	V <sub>EE</sub> = -5.46 V					-220	mA
I <sub>CC</sub> (Total)	V <sub>CC</sub> = 5.25 V					20	mA

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	TEST CONDITIONS	MIN TYP† MAX	UNIT
t <sub>en</sub>	ŌĒ	0	R1 = 200 $\Omega$ , R2 = 200 $\Omega$ , See Figure 1	4	ns
t <sub>dis</sub>	ŌĒ	0		5	ns
t <sub>pd</sub>	LE.	0		5	ns
t <sub>pd</sub>	I or feedback	0		6	ns

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>&</sup>lt;sup>‡</sup> Measure one input at a time with the other inputs open.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


<sup>1</sup> All inputs and outputs open.


NOTES: 3. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.


<sup>4.</sup> This device has been designed to meet the dc and ac specifications after thermal equilibrium has been achieved. The device is in a test socket or mounted on a printed circuit board and transverse air flow of greater than 500 linear ft/min is maintained.


## TIEPAL10H16ET6C ECL-TO-TTL IMPACT-X™ PAL® TRANSLATOR CIRCUIT


#### PARAMETER MEASUREMENT INFORMATION












PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 0.7$  ns, duty cycle = 50%.
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

FIGURE 2. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# HIGH-PERFORMANCE ExCL™PAL® CIRCUIT

D3084, DECEMBER 1987-REVISED SEPTEMBER 1989

- **ECL 10KH PAL**
- **High-Performance Operation** Propagation Delay . . . 3 ns Max
- Replacement for Conventional ECL Logic
- 24-Pin, 300-Mil Package
- Reliable Titanium-Tungsten Fuses


#### description

This ECL PAL device combines the ExCL™ (Double Polysilicon Self-Aligned) process with the proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional ECL logic. Its easy programmability allows for quick design of "custom" functions and typically results in a more compact board. In addition, chip carriers are available for further reduction in board space.


The TIEPAL10H16P8-3 is provided with output polarity fuses. Each output remains active-high when the fuse is intact and is active-low when the fuse is blown.

The TIEPAL10H16P8-3 has 12 dedicated inputs, four standard outputs, and four I/O ports. It should be noted that with emitter-coupled outputs, a high level overrides a low level. Therefore, in order to use an I/O port as an input, the related output must be forced to a low level either through satisfying preprogrammed equations or permanently by programming.

The TIEPAL10H16P8-3 is equipped with a security fuse. Once the security fuse is blown, additional programming and verification cannot be performed. This prevents easy duplication of a design.




**FK PACKAGE** (TOP VIEW)



NC-No internal connection

This device is characterized for operation from 0°C to 75°C; this temperature range is designated by a "C" suffix in the part number (TIEPAL10H16P8-3CJT).

ExCL is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories Inc. functional block diagram (positive logic)



## logic diagram (positive logic) 128)(24) VCC INCREMENT 20 16 [2](1) [27](23) [26](22) [3](2) FIRST FUSE NUMBERS [25](21) \_\_\_\_\_ I/O 2048 [4](3) FIRST FUSE NUMBERS I/O \_\_\_\_\_\_ 2049 512 544 576 608 640 672 704 736 [24](20) 2050 768 800 832 864 896 928 960 992 o (6)(5) 2051 [21](18) o 2052 o (9)(7) 2053 1536 1568 1600 1632 1664 1696 1728 [20](17) 2054 I/O [10](8) 2055 [19](16) [11](9) [18](15) W. [12](10) [17](14) [13](11) [16](13)

Fuse Number = First Fuse Number + Increment

NOTE: Pin numbers in [] are for the FK package; pin numbers in () are for JT package.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

Supply voltage, VEE (see Note 2)	0 V to $-6.5$ V
Input voltage, V <sub>I</sub> (see Note 3)	0 V to VEE
Output current	50 mA
Operating free-air temperature range	. 0°C to 75°C
Storage temperature range6	35 °C to 150 °C

- NOTES: 1. These ratings apply except for programming pins during a programming cycle.
  - 2. All voltage values are with respect to VCC and VCCO, i.e., these pins are all assumed to be at 0 volts.
  - 3. V<sub>I</sub> should never be more negative than V<sub>EE</sub>.

### recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
VEE	Supply voltage		-4.94	-5.2	-5.46	V
	High-level input voltage	T <sub>A</sub> = 0°C	-1.17		-0.84	
$\vee_{IH}$		T <sub>A</sub> = 25 °C	-1.13		-0.81	V
		$T_A = 75$ °C	-1.07			
		T <sub>A</sub> = 0°C	-1.95		-1.48	
VIL	Low-level input voltage	T <sub>A</sub> = 25 °C	-1.95		-1.48	V
- 1		T <sub>A</sub> = 75°C	-1.95		-1.45	
TA	Operating free-air temperate	re	0		75	°C

NOTE 4: The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.

# electrical characteristics over recommended supply voltage range at specified free-air temperature (see Notes 4 and 5)

PARAMETER	TEST CONDI	rions	MIN	TYP	MAX	UNIT
		0°C	-1.02		-0.84	
Voн	V <sub>I</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max	25°C	-0.98	-0.895	-0.81	V
		75°C	-0.92		-0.735	
		0°C	-1.95		-1.63	
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max	25°C	-1.95		-1.63 -1.60	V
	Ī	75°C	-1.95	-1.79	- 1.60	
		0°C			220	
l Inn	V <sub>I</sub> = V <sub>IH</sub> max	25°C	-		220	μΑ
	Ι Γ	75°C			220	
		0°C	0.5			
կլ	$V_I = V_{IL}min$	25°C	0.5			μΑ
		75°C	0.3			
l <sub>EE</sub>	All inputs open	0°C to 75°C			-220	mA

- NOTES: 4. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.
  - Each 10KH PAL has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to -2 V.



### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>pd</sub>	I, I/O, or feedback	0, 1/0	See Figures 1 and 2	1	3	ns
tr	-			0.7	1.5	ns
t <sub>f</sub>				0.7	1.5	ns

NOTE 5: Each 10KH PAL has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to  $-2\ V.$ 

#### PROGRAMMING INFORMATION

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. VOLTAGE WAVEFORMS

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The offset voltage generator has the following characteristics: Pulse amplitude = 800 mV P-P, PRR  $\leq$  1 MHz,  $t_w = 500$  ns,  $t_f = t_f = 1$  ns.
  - B.  $R_T$  is a 50- $\Omega$  terminator internal to the oscilloscope.
  - C. C<sub>L</sub> ≤ 3 pF, includes fixture and stray capacitance.
  - D. Coax has 50-Ω impedance and the coax to oscilloscope channel A and to channel B must be of equal lengths.
  - E. All unused outputs are loaded with 50- $\Omega$   $\pm$  1% resistors to ground.
  - F. All unused inputs should be connected to either high or low levels consistent with the logic function required.
  - G. All fixture wire lengths or unterminated stubs should not exceed 6 mm (1/4 inch).

FIGURE 2. LOAD CIRCUIT

### TIEPAL10H16P8-6C HIGH-PERFORMANCE *IMPACT* ™*ECL PAL*® CIRCUIT

D2916, MAY 1987-REVISED SEPTEMBER 1989

- ECL 10KH PAL
- High-Performance Operation
   Propagation Delay . . . 6 ns Max
- Replacement for Conventional ECL Logic
- 24-Pin, 300-Mil Package
- Reliable Titanium-Tungsten Fuses

#### description

This IMPACT™ ECL PAL device uses proven titanium-tungsten fuses to provide reliable, highperformance substitutes for conventional ECL logic. Its easy programmability allows for quick design of ''custom'' functions and typically results in a more compact board. In addition, chip carriers are available for further reduction in board space.


The TIEPAL10H16P8-6 is provided with output polarity fuses. Each output remains active-high when the fuse is intact and is active-low when the fuse is blown.

The TIEPAL10H16P8-6 has 12 dedicated inputs, four standard outputs, and four I/O ports. It should be noted that with emitter-coupled outputs, a high level overrides a low level. Therefore, in order to use an I/O port as an input, the related output must be forced to a low level either through satisfying preprogrammed equations or permanently by programming.

The TIEPAL10H16P8-6 is equipped with a security fuse. Once the security fuse is blown, additional programming and verification cannot be performed. This prevents easy duplication of a design.

TIFPAL10H16P8-6 . . . JT PACKAGE (TOP VIEW) J24□ VCC 23 🗌 I 1 □ 2 1∏3 22 1 1/0 🛮 4 21 1/0 о∏₅ 20 O 19 VCCO VCCO □6 18 0 0 🛛 7 1/0 ∏8 17 1/0 16□ | VEE [ 13∏ [

TIEPAL10H16P8-6 . . . FK PACKAGE
(TOP VIEW)




NC-No internal connection

This device is characterized for operation from  $0^{\circ}$ C to  $75^{\circ}$ C; this temperature range is designated by a "C" suffix in the part number (TIEPAL10H16P8-6CJT).


IMPACT is a trademark of Texas Instruments Incorporated PAL is a registered trademark of Monolithic Memories Inc.



functional block diagram (positive logic)



### TIEPAL10H16P8-6C HIGH-PERFORMANCE IMPACT ™ECL PAL® CIRCUIT



Fuse Number = First Fuse Number + Increment

NOTE: Pin numbers in () are for the FK package; pin numbers in () are for JT package.



# HIGH-PERFORMANCE IMPACT ™ECL PAL® CIRCUIT

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

Supply voltage, VEE (see Note 2)	5 V
Input voltage, V <sub>I</sub> (see Notes 2 and 3)	/FF
Output current –50 r	nΑ
Operating free-air temperature range	°C
Storage temperature range65 °C to 150	°C

- NOTES: 1. These ratings apply except for programming pins during a programming cycle.
  - 2. All voltage values are with respect to  $V_{CC}$  and  $V_{CCO}$ , i.e., these pins are all assumed to be at 0 volts.
  - 3. V<sub>I</sub> should never be more negative than V<sub>EE</sub>.

#### recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
VEE	Supply voltage		-4.94	-5.2	- 5.46	V
ViH		$T_A = 0$ °C	-1.170		-0.840	
	High-level input voltage	T <sub>A</sub> = 25 °C	- 1.130		-0.810	V
	-	T <sub>A</sub> = 75°C	- 1.070	*	-0.735	
		$T_A = 0$ °C	- 1.950		-1.480	
V <sub>IL</sub> Low-level in	Low-level input voltage	$T_A = 25  ^{\circ}C$	- 1.950		- 1.480	V
		$T_A = 75$ °C	-1.950		- 1.450	
TA	Operating free-air temperate	ıre	0		75	°C

NOTE 4: The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.

#### electrical characteristics over recommended supply voltage range at specified free-air temperature, VCC = VCCO = 0 (see Notes 4 and 5)

PARAMETER	TEST CONDITIONS	TA	MIN	MAX	UNIT
		0°C	- 1.020	-0.840	
Voн	V <sub>I</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max	25 °C	-0.980	-0.810	V
		75°C	-0.920	-0.735	
		0°C	- 1.950	- 1.630	
V <sub>OL</sub>	V <sub>I</sub> = V <sub>JH</sub> min or V <sub>JL</sub> max	25 °C	- 1.950	- 1.630	v
		75 °C	- 1.950	- 1.600	
		0°C		220	
ΊΗ	V <sub>I</sub> = V <sub>IH</sub> max	25°C		220	μΑ
		75 °C		220	
		0°C	0.5		
IIL	V <sub>I</sub> = V <sub>IL</sub> min	25 °C	0.5		μΑ
	•	75 °C	0.3		
I <sub>EE</sub>	All inputs open	0°C to 75°C		- 240	mA

- NOTES: 4. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.
  - 5. Each 10KH PAL® has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to -2 V.



#### TIEPAL10H16P8-6C HIGH-PERFORMANCE IMPACT ™ECL PAL® CIRCUIT

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Notes 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	мах	UNIT
tpd	I, I/O, or feedback	Q		2	4	6	ns
t <sub>r</sub>			See Figures 1 and 2	0.7	1	2.2	ns
t <sub>f</sub>			1	0.7	1	2.2	ns


- NOTES: 4. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.
  - 5. Each 10KH PAL® has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to -2 V.

#### PROGRAMMING INFORMATION

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 995-5666.

#### PARAMETER MEASUREMENT INFORMATION







FIGURE 1. VOLTAGE WAVEFORMS



NOTES: A. The offset voltage generator has the following characteristics: Pulse amplitude = 800 mV P-P, PRR  $\leq$  1 MHz,  $t_W$  = 500 ns,  $t_f = t_f = 1$  ns.

- B. R<sub>T</sub> is a 50-Ω terminator internal to the oscilloscope.
  - C.  $C_L \leq 3$  pF, includes fixture and stray capacitance.
- D. Coax has 50-Ω impedance and the coax to oscilloscope channel A and to channel B must be of equal lengths.
- E. All unused outputs are loaded with 50- $\Omega$  ±1% resistors to ground.
- F. All unused inputs should be connected to either high or low levels consistent with the logic function required.
- G. All fixture wire lengths or unterminated stubs should not exceed 6 mm (1/4 inch).

FIGURE 2. LOAD CIRCUIT

### TIEPAL10H16TE6C TTL-TO-ECL IMPACT-X™ PAL® TRANSLATOR CIRCUIT

D3351, OCTOBER 1989


- ECL 10H Programmable Logic with TTL-to-ECL Translation
- · ECL Control Inputs
- 3-State ECL Outputs
- IMPACT-X™ Process with Reliable Titanium-Tungsten Fuses
- Package Options Include Both 300-mil Ceramic DIP and Plastic Chip Carrier

#### description

The TIEPAL10H16TE6C combines the IMPACT-X™ (Advanced Implanted, Advanced Composed Technology) process with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional ECL 10H logic. Easy programmability allows for quick design of custom functions with increased logic density.


The TIEPAL10H16TE6C accepts TTL input levels and provides ECL output levels, making it ideal for interfacing TTL with ECL circuits. It has latched outputs, which are controlled from an ECL Latch Enable input,  $\overline{\text{LE}}$ . The outputs are enabled from a single ECL input,  $\overline{\text{OE}}$ .

The TIEPAL10H16TE6C is provided with an output polarity fuse that, if blown, allows an output to assume a logic high when the implemented equation is satisfied. However, when the output polarity fuse is intact and the implemented equation is satisfied, the output will assume a logic low.



JT PACKAGE

FN PACKAG (TOP VIEW)



NC-No internal connection

The TIEPAL10H16TE6C is equipped with a security fuse that, when blown, prevents additional programming and design verification. This safeguards against easy duplication of a design.


The four GND pins must all be tied externally to an adequate ground plane for proper operation of this device.

The TIEPAL10H16TE6C is characterized for operation from 0°C to 75°C.

IMPACT-X is a trademark of Texas Instruments Incorporated PAL is a registered trademark of Monolithic Memories Inc.



# logic diagram



Fuse Number = First Fuse Number + Increment
Pin numbers shown are for the JT package.

An exclusive-NOR input grounded through an intact polarity fuse is at an ECL high logic level.

# TIEPAL10H16TE6C TTL-TO-ECL IMPACT-X™ PAL® TRANSLATOR CIRCUIT

#### **FUNCTION TABLE**

	INPUTS			OUTPUTS				
OE	LE	ARRAY DATA	DATA O† O‡ FEEDBA					
L	L	Н	Н	L	Н			
L	L	L	L	Н	ı L			
L	Н	X	00	$\overline{o}_0$	00			
Н	Н	X	L	L	00			
H-	L	Н	L	L	н			
Н	L	L	L	L	L.			

- X = Don't care
- † = Polarity fuse blown
- = Polarity fuse intact




FIGURE 1. SIMPLIFIED LOGIC DIAGRAM (EACH OUTPUT)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

ECL supply voltage range, VEE (see Note 2)	−7 V to 0.5 V
TTL supply voltage range, V <sub>CC</sub>	−0.5 V to 7 V
ECL input voltage range	. V⊏⊏ to 0.5 V
ECL input voltage range	55V
TTL input voltage	0°C to 75°C
Operating free-air temperature range, T <sub>A</sub>	. 0.0 10 75 0
Storage temperature range	-65°C to 150°C

NOTES: 1. These ratings apply except for programming pins during a programming cycle.

2. All voltage values are with respect to the GND pins connected together.

#### recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT	
TTL supply voltage, V <sub>CC</sub>			4.75	5	5.25	V	
ECL supply voltage, VEE			-4.95	-5.2	-5.46	V	
TTL high-level input voltage, V <sub>IH</sub>			2		5.5	V	
		T <sub>A</sub> = 0°C	-1.17		-0.84	v	
ECL high-level input voltage, V <sub>IH</sub> (LE and OE inputs)		T <sub>A</sub> = 25°C	-1.13		-0.81		
		T <sub>A</sub> = 75°C	-1.07		-0.735		
TTL low-level input voltage, VIL				-	0.8	V	
		T <sub>A</sub> = 0°C	-1.95		-1.48		
ECL low-level input voltage, VIL (LE and OE inputs)		T <sub>A</sub> = 25°C	-1.95		-1.48	V	
		T <sub>A</sub> = 75°C	-1.95		-1.45		
Pulse duration, LE high, t <sub>w</sub>			3			ns	
Setup time, data before LE↑, t <sub>su</sub>			4			ns	
Hold time, data after LE↑, t <sub>h</sub>		0			ns		
Operating free-air temperature, TA			0		75	°C	

# electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Note 4)

PARAI	METER		TEST CONDITIONS		MIN	MAX	UNIT
VIK		V <sub>CC</sub> = 4.75 V,	V <sub>I</sub> = −18 mA			-1.5	V
					-1.02	-0.84	
VOH		$V_{EE} = -5.46 \text{ V},$		T <sub>A</sub> = 25°C	-0.98	-0.81	V
				T <sub>A</sub> = 75°C	-0.92	-0.735	
		VEE = -5.46 V, V <sub>I</sub> = V <sub>IL</sub> max or V <sub>IH</sub> min		T <sub>A</sub> = 0°C	-1.95	-1.63	
$v_{OL}$			$T_A = 25^{\circ}C$	-1.95	-1.63	V	
				T <sub>A</sub> = 75°C	-1.95	-1.6	
liH†	I	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V			20	
-111	LE, OE	$V_{EE} = -5.46 \text{ V},$	VI = VIHmax			220	μA
I <sub>IL</sub> †	I	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.4 V			-200	
HE.	LE, OE	VEE = -4.94 V,	V <sub>I</sub> = V <sub>I</sub> Lmin		0.5		μΑ
Icc + I	EE‡	V <sub>CC</sub> = 5.25 V	VFF = -5.46 V	·		-220	mA

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t <sub>pd</sub>	<u>LE</u> ↓	0	See Figures 2 and 3		5		ns
t <sub>pd</sub>	I or Feedback	0			6		ns
t <sub>en</sub>	ŌĒ	0			4		ns
<sup>t</sup> dis	ŌĒ	0			5		ns

<sup>&</sup>lt;sup>†</sup> For ECL inputs, measure one input at a time with the other inputs open.

<sup>4.</sup> Each device has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-Ω resistor to -2 V.



<sup>&</sup>lt;sup>‡</sup> All inputs and outputs are open.

NOTES: 3. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.

# TIEPAL10H16TE6C TTL-TO-ECL IMPACT-X™ PAL® TRANSLATOR CIRCUIT

# PARAMETER MEASUREMENT INFORMATION





FIGURE 2. VOLTAGE WAVEFORMS

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The offset voltage generator has the following characteristics: Pulse amplitude = 800 mV P-P, PRR  $\leq$  1 MHz,  $t_W$  = 500 ns,  $t_f$  =  $t_f$  = 1 ns.
  - B.  $R_T$  is a 50- $\Omega$  terminator internal to the oscilloscope.
  - C. C<sub>L</sub> ≤ 3 pF, includes fixture and stray capacitance.
  - D. The coaxial cables have 50-Ω impedance and the cable lengths to oscilloscope channel A and to channel B must be equal.
  - E. All unused outputs are loaded with 50- $\Omega$  ± 1% resistors to ground.
  - F. All unused inputs should be connected to either high or low levels consistent with the logic function required.
  - G. All fixture wire lengths or unterminated stubs should not exceed 6 mm (1/4 inch).

FIGURE 3. TEST CIRCUIT

## TIEPAL10016ET6C ECL-TO-TTL IMPACT-X™ PAL® TRANSLATOR CIRCUIT

D3352, OCTOBER 1989

- ECL 100K Programmable Logic with ECL-to-TTL Translation
- ECL Control Inputs
- 3-State TTL Outputs
- IMPACT-X™ Process with Reliable Titanium-Tungsten Fuses
- Package Options Include Both 300-mil Ceramic DIP and Plastic Chip Carrier


#### description

The TIEPAL10016ET6C combines the IMPACT-X<sup>TM</sup> (Advanced Implanted, Advanced Composed Technology) process with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional ECL 100K logic. Easy programmability allows for quick design of custom functions with increased logic density.


The TIEPAL10016ET6C accepts ECL input levels and provides TTL output levels, making it ideal for interfacing ECL with TTL circuits. It has latched outputs, which are controlled by an ECL Latch Enable input, IE. The 3-state outputs are enabled input from a single ECL input,  $\overline{\text{OE}}$ . The TTL outputs are designed for 24-mA low-level output current.

The TIEPAL10016ET6C is provided with an output polarity fuse that, if blown, allows an output to assume a logic high when the implemented equation is satisfied. However, when the output polarity fuse is intact and the implementation equation is satisfied, the output will assume a logic low.

JT PACKAGE (TOP VIEW)



FN PACKAGE (TOP VIEW)



NC-No internal connection

The TIEPAL10016ET6C is equipped with a security fuse that, when blown, prevents additional programming and design verification. This safeguards against easy duplication of a design.

The three GND pins must all be tied externally to an adequate ground plane for proper operation of this device.


The TIEPAL10016ET6C is characterized for operation from 0°C to 85°C.

IMPACT-X is a trademark of Texas Instruments Incorporated PAL is a registered trademark of Monolithic Memories Inc.



Copyright © 1989, Texas Instruments Incorporated

# logic diagram



Fuse Number = First Fuse Number + Increment An exclusive-NOR input grounded through an intact polarity fuse is at an ECL logic-high level.

# TIEPAL10016ET6C ECL-TO-TTL IMPACT-X™ PAL® TRANSLATOR CIRCUIT

#### **FUNCTION TABLE**

INPUTS			OUTPUTS				
ŌĒ	LE	DATA IN	O†	O <sup>‡</sup> FEEDBAC			
L	L	Н	Н	L	Н		
L	L	L	L	Н	L		
L	Н	X	00	$\overline{O}_0$	00		
Н	н	X	Z	Z	00		
н	L	Н	z	Z	Н		
н	L	L	z	Z	L		

- X = Don't care
- † = Polarity fuse blown
- # = Polarity fuse intact




FIGURE 1. SIMPLIFIED LOGIC DIAGRAM (EACH OUTPUT)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

ECL supply voltage, V <sub>EE</sub>	V to 0.5 V
TTL supply voltage, V <sub>CC</sub>	.5 V to 7 V
TTL supply voltage, V <sub>CC</sub>	to 0.5 V
Input voltage range	-E 10 0.5 V
Operating free-air temperature range	°C to 85°C
Storage temperature range	C to 150°C
Storage temperature range	

NOTE 1: These ratings apply except for programming pins during a programming cycle.

# recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
TTL supply voltage, VCC				5	5.5	V
ECL supply voltage, VEE			-4.2	-4.5	-4.8	V
		V <sub>EE</sub> = -4.2 V	-1.15		-0.88	
High-level input voltage, VIH		V <sub>EE</sub> = -4.5 V	-1.165		-0.88	٧
		V <sub>EE</sub> = -4.8 V	-1.165		-0.88	
		V <sub>EE</sub> = −4.2 V	-1.81		-1.475	
Low-level input voltage, V <sub>IL</sub>		VEE = −4.5 V	-1.81		-1.475	V
		VEE = -4.8 V	-1.81		-1.49	
High-level output current, IOH					-3.2	mA
Low-level output current, IOL			<del> </del>		24	
Pulse duration, LE high, tw			<del> </del>		24	mA
Setup time, data before LE↑, t <sub>su</sub>			3			ns
Hold time, data after LE1, th			4			ns
1. 1			0			ns
Operating free-air temperature, TA			0		85	°C

# electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Note 3)

PARAMETER	RAMETER TEST CONDITIONS		VEE	MIN	MAX	UNIT	
Voн	$V_{CC} = 4.5 \text{ V},$	V <sub>I</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max	I <sub>OH</sub> = -2 mA	-4.2 V to -4.8 V	2.4		
VOL	$V_{CC} = 4.5 \text{ V},$	VI = VIHmin or VILmax	I <sub>OL</sub> = 24 mA	-4.2 V to -4.8 V		0.5	<del>v</del>
ήн <sup>†</sup>	V <sub>I</sub> = V <sub>IH</sub> max			-4.8 V		220	μА
1/L <sup>†</sup>	V <sub>I</sub> = V <sub>I</sub> Lmin			-4.2 V	0.5		μA
lozh	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V		-4.2 V to -4.8 V		20	μA
IOZL	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.4 V		-4.2 V to -4.8 V		-20	μА
los‡	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0		-4.2 V to -4.8 V	-40	-100	mA
ICC + IEE	$V_{CC} = 5.5 \text{ V},$	Pins 1 and 13 are tied tog	ether	-4.8 V	· · · · · · · · · · · · · · · · · · ·	-240	mA

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 3)

FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LE.	0			5		ns
I or Feedback	0	R1 = 200 Ω,		6		ns
ŌĒ	0			4		ns
ŌĒ	0	- Occingular		- 5		ns
	(INPUT)  LE↓ I or Feedback  OE	(INPUT)         (OUTPUT)           LE↓         O           I or Feedback         O           OE         O	(INPUT)         (OUTPUT)         TEST CONDITIONS           LE↓         O         R1 = 200 Ω, R2 = 200 Ω, See Figure 1	(INPUT)         (OUTPUT)         TEST CONDITIONS         MIN           LE↓         O         R1 = 200 Ω, R2 = 200 Ω, See Figure 1	(INPUT)         (OUTPUT)         TEST CONDITIONS         MIN         TYP           LE↓         O         5           I or Feedback         O         R1 = 200 Ω, R2 = 200 Ω, See Figure 1         6	(INPUT)         (OUTPUT)         TEST CONDITIONS         MIN         TYP         MAX           LE↓         O         S         5           I or Feedback         O         R1 = 200 Ω, R2 = 200 Ω, See Figure 1         6

<sup>&</sup>lt;sup>†</sup> Measure one input at a time. Ensure that all other inputs are open.




<sup>\*</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTES: 2. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.

<sup>3.</sup> Each device has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained.

# TIEPAL10016ET6C ECL-TO-TTL IMPACT-X™ PAL® TRANSLATOR CIRCUIT

### PARAMETER MEASUREMENT INFORMATION





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and jig capacitance and is 50 pF for t<sub>pd</sub> and t<sub>en</sub>, 5 pF for t<sub>dis</sub>.

PROPAGATION DELAY TIMES

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 0.7$  ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

D3083 DECEMBER 1987-REVISED SEPTEMBER 1989


- ECL 100K PAL
- **High-Performance Operation** Propagation Delay . . . 3 ns Max
- IFF . . . 220 mA Max
- Replacement for 100K ECL Logic
- 24-Pin, 300-Mil Package
- Reliable Titanium-Tungsten Fuses

### description


This ECL PAL device combines the ExCL™ (Double Polysilicon Self-Aligned) process with the proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional ECL logic. Its easy programmability allows for quick design of "custom" functions with increased logic density. In addition, chip carriers are available for further reduction in board space.

The TIEPAL10016P8-3 is provided with output polarity fuses. Each output remains active-high when the fuse is intact and is active-low when the fuse is blown.

The TIEPAL10016P8-3 has 12 dedicated inputs, four standard outputs, and four I/O ports. It should be noted that with emitter-coupled outputs, a high level overrides a low level. Therefore, in order to use an I/O port as an input, the related output must be forced to a low level either through satisfying preprogrammed equations or permanently by programming.



FK PACKAGE (TOP VIEW)





NC-No internal connection

The TIEPAL10016P8-3 is equipped with a security fuse. Once the security fuse is blown, additional programming and verification cannot be performed. This prevents easy duplication of a design.

This device is characterized for operation from 0°C to 85°C; this temperature range is designated by a "C" suffix in the part number (TIEPAL10016P8-3CJT).

ExCL is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories Inc. functional block diagram (positive logic)





Fuse Number = First Fuse Number + Increment NOTE: Pin numbers in [] are for the FK package; pin numbers in () are for JT package.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

Supply voltage, VEE (see Note 2)	0 V to -6.5 V
Input voltage, V <sub>I</sub> (see Note 3)	0 V to VEE
Output current	– 50 mA
Operating free-air temperature range	0°C to 85°C
Storage temperature range	65°C to 150°C

NOTES: 1. These ratings apply except for programming pins during a programming cycle.

- 2. All voltage values are with respect to VCC and VCCO, i.e., these pins are all assumed to be at 0 volts.
- 3. V<sub>I</sub> should never be more negative than VEE.

### recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
VEE	Supply voltage		-4.2	-4.5	-4.8	V
		V <sub>EE</sub> = -4.2 V	-1.15		-0.88	
VIH	High-level input voltage	$V_{EE} = -4.5 \text{ V}$	-1.165		-0.88	· v
		$V_{EE} = -4.8 \text{ V}$	- 1.165		-0.88	
		$V_{EE} = -4.2 V$	-1.81		-1.475	
VIL	Low-level input voltage	$V_{EE} = -4.5 V$	-1.81		-1.475	· v
		$V_{EE} = -4.8 \text{ V}$	-1.81		-1.49	
TA	Operating free-air temperate	re	0	·	85	°C

# electrical characteristics over recommended supply voltage range, $T_A = 0$ °C to 85 °C (unless otherwise noted) (see Notes 4 and 5)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
		$V_{EE} = -4.2 \text{ V}$	- 1.03		-0.87	
$v_{OH}$	V <sub>I</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max	$V_{EE} = -4.5 \text{ V}$	-1.035	-0.955	-0.88	ν
		$V_{EE} = -4.8 \text{ V}$	-1.045		-0.88	i
		$V_{EE} = -4.2 \text{ V}$	- 1.81		-1.595	
$v_{OL}$	VI = VIHmin or VILmax	$V_{EE} = -4.5 V$	- 1.81	-1.700	-1.61	V
		$V_{EE} = -4.8 \text{ V}$	- 1.81		-1.61	
IH	V <sub>I</sub> = V <sub>IH</sub> max				220	μΑ
IΙL	V <sub>I</sub> = V <sub>IL</sub> min		0.5			μΑ
IEE	All inputs open				- 220	mA

 $<sup>^{\</sup>dagger}$ Typical values are at  $V_{CC}$  = 4.5 V,  $T_{A}$  = 25 °C.

NOTES: 4. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.

Each 100KH PAL has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to -2 V.



### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
tpd	I, I/O, or feedback	0, 1/0		1	3	ns
t-			See Figures 1 and 2	0.7	1.5	ns
t <sub>f</sub>				0.7	1.5	ns

NOTE 5: Each 100KH PAL has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to  $\,-\,2\,$  V.

### PROGRAMMING INFORMATION

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. VOLTAGE WAVEFORMS

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The offset voltage generator has the following characteristics: Pulse amplitude = 800 mV P-P, PRR  $\leq$  1 MHz,  $t_W = 500$  ns,  $t_f = t_f = 1$  ns.

- B.  $R_T$  is a 50- $\Omega$  terminator internal to the oscilloscope.
- C. C<sub>L</sub> ≤ 3 pF, includes fixture and stray capacitance.
- D. Coax has 50-Ω impedance and the coax to oscilloscope channel A and to channel B must be of equal lengths.
- E. All unused outputs are loaded with 50- $\Omega$  ± 1% resistors to ground.
- F. All unused inputs should be connected to either high or low levels consistent with the logic function required.
- G. All fixture wire lengths or unterminated stubs should not exceed 6 mm (1/4 inch).

FIGURE 2. LOAD CIRCUIT

## TIEPAL10016TE6C TTL-TO-ECL IMPACT-X™ PAL® TRANSLATOR CIRCUIT

D3362, OCTOBER 1989


- ECL Programmable Logic with TTL-to-ECL Translation
- **ECL Control Inputs**
- 3-State ECL Outputs
- Impact-X<sup>™</sup> Process with Reliable Titanium-Tungsten Fuses
- Package Options Include Both 300-mil Ceramic DIP and Plastic Chip Carrier

### description

combines the The TIEPAL10016TE6C IMPACT-X™ (Advanced Implanted, Advanced Composed Technology) process with proven titanium-tungsten fuses to provide reliable high-performance substitutes for conventional ECL 100K logic. Easy programmability allows for quick design of custom functions with increased logic density.


The TIEPAL10016TE6C accepts TTL input levels and provides ECL output levels, making it ideal for interfacing TTL with ECL circuits. It has latched outputs, which are controlled from an ECL Latch Enable input, LE. The outputs are enabled from a single ECL input, OE.

The TIEPAL10016TE6C is provided with an output polarity fuse that, if blown, will allow an output to assume a logic high when the implemented equation is satisfied. However, when the output polarity fuse is intact and the implemented equation is satisfied, the output will assume a logic low.



JT PACKAGE

**FN PACKAGE** (TOP VIEW)



NC-No internal connection

The TIEPAL10016TE6C is equipped with a security fuse that, when blown, prevents additional programming and design verification. This safeguards against easy duplication of a design.


The four GND pins must all be tied externally to an adequate ground plane for proper operation of this device.

The TIEPAL10016TE6C is characterized for operation from 0°C to 85°C.

IMPACT-X is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories Inc.

Copyright © 1989, Texas Instruments Incorporated

### logic diagram



Fuse Number = First Fuse Number + Increment

Pin numbers shown are for the JT package.

An exclusive-NOR input grounded through an intact polarity fuse is at an ECL high logic level.



## TIEPAL10016TE6C TTL-TO-ECL IMPACT-X™ PAL® TRANSLATOR CIRCUIT

### **FUNCTION TABLE**

	INPUTS			OUTPUTS			
ŌE	LE	ARRAY DATA	o†	Ō‡	FEEDBACK		
L	L	Н	Н	L	Н		
L	L	L	L	Η.	L		
L	Н	×	Qo	$\overline{Q}_0$	$Q_0$		
Н	Н	Χ,	L	L	$Q_0$		
н	L	Н	L	L	Н		
Н	L	L	L.	L	L		

- X = Don't care
- † = Polarity fuse blown
- # = Polarity fuse intact




FIGURE 1. SIMPLIFIED LOGIC DIAGRAM (EACH OUTPUT)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

ECL supply voltage range, VEE (see Note 2)8 V to 0.5 V
TTL supply voltage range, V <sub>CC</sub> 0.5 V to 7 V
FCL input voltage range V <sub>EE</sub> to 0.5 V
TTL input voltage
Operating free-air temperature range, T <sub>A</sub>
Storage temperature range
Storage temperature range –63 C to 130 C

NOTES: 1. These ratings apply except for programming pins during a programming cycle.

2. All voltage values are with respect to the GND pins connected together.

### recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
TTL supply voltage, VCC		4.75	5	5.25	V
ECL supply voltage, VEE		-4.2	-4.5	-4.8	V
TTL high-level input voltage, V <sub>IH</sub>		2		5.5	V
	V <sub>EE</sub> = -4.2 V	-1.15		-0.88	
ECL high-level input voltage, VIH (LE and OE inputs)	V <sub>EE</sub> = -4.5 V	-1.165		-0.88	V
	VEE = −4.8 V	-1.165		-0.88	
TTL low-level input voltage, V <sub>IL</sub>				0.8	V
	V <sub>EE</sub> = −4.2 V	-1.81		-1.475	
ECL low-level input voltage, VIL (LE and OE inputs)	V <sub>EE</sub> = −4.5 V	-1.81		-1.475	V
	V <sub>EE</sub> = −4.8 V	-1.81		-1.49	
Pulse duration, LE high, t <sub>w</sub>		3			ns
Setup time, data before LE↑, t <sub>Su</sub>		4			ns
Hold time, data after LE↑, th	7	0			ns
Operating free-air temperature, TA		0		85	°C

### electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Note 4)

PARAM	METER		TEST CONDITIONS		MIN	MAX	UNIT
VIK		V <sub>CC</sub> = 4.75 V,	$V_1 = -18 \text{ mA}$			-1.5	V
				V <sub>EE</sub> = -4.2 V	-1.03	-0.87	
VOH		VI = VILmax or VIHmin		V <sub>EE</sub> = -4.5 V	-1.035	-0.88	V
				V <sub>EE</sub> = -4.8 V	-1.045	-0.88	
				V <sub>EE</sub> = -4.2 V	-1.81	-1.595	
VOL		V <sub>I</sub> = V <sub>IL</sub> max or V <sub>IH</sub> min		V <sub>EE</sub> = -4.5 V	-1.81	-1.61	٧
				V <sub>EE</sub> = -4.8 V	-1.81	-1.61	
l <sub>IH</sub> †	<u> </u>	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V			20	
-111	LE, OE	V <sub>I</sub> = V <sub>IH</sub> max		VEE = -4.2 V to -4.8 V		220	μΑ
1 <sub>IL</sub> †	1	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.4 V			-200	
HE.	LE, OE	VI = VILmin		V <sub>EE</sub> = -4.2 V to -4.8 V	0.5		μΑ
ICC + IE	EE <sup>‡</sup>	V <sub>CC</sub> = 5.25 V		V <sub>EE</sub> = -4.2 V to -4.8 V		-220	mA

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pd</sub>	ΙĒ↓	0			5		ns
t <sub>pd</sub>	I or Feedback	0			6		ns
<sup>t</sup> en	ŌĒ	0	See Figures 2 and 3		4		ns
t <sub>dis</sub>	ŌĒ	0			5		ns

<sup>&</sup>lt;sup>†</sup> For ECL inputs, measure one input at a time with the other inputs open.

<sup>4.</sup> Each device has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a  $50-\Omega$  resistor to -2 V.



<sup>&</sup>lt;sup>‡</sup> All inputs and outputs are open.

NOTES: 3. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.

# TIEPAL10016TE6C TTL-TO-ECL IMPACT-X™ PAL® TRANSLATOR CIRCUIT

### PARAMETER MEASUREMENT INFORMATION





FIGURE 2. VOLTAGE WAVEFORMS

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The offset voltage generator has the following characteristics: Pulse amplitude = 800 mV P-P, PRR  $\leq$  1 MHz,  $t_W$  = 500 ns,  $t_f$  =  $t_f$  = 1 ns.

- B.  $R_T$  is a 50- $\Omega$  terminator internal to the oscilloscope.
- C. C<sub>L</sub> ≤ 3 pF, includes fixture and stray capacitance.
- D. Coax has 50-Ω impedance and the coax to oscilloscope channel A and to channel B must be of equal lengths.
- E. All unused outputs are loaded with  $50-\Omega \pm 1\%$  resistors to ground.
- F. All unused inputs should be connected to either high or low levels consistent with the logic function required.
- G. All fixture wire lengths or unterminated stubs should not exceed 6 mm (1/4 inch).

FIGURE 3. TEST CIRCUIT

Data Sheets	
PAL Support	
EPLD Development Systems	
Mechanical Data	

**General Information** 

# **Contents**

	Page
Introduction to Designing with Programmable Logic	3-3
Programmable Logic Device Design Software Support	3-37
Programming Texas Instruments Programmable Logic Devices	3-53
Test Considerations for PLDs	3-61

# Introduction to Designing with Programmable Logic



### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products, including SNJ and SMJ devices, to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights or third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine or process in which such semiconductor devices might be or are used.

Copyright © 1989, Texas Instruments Incorporated

# Contents

Title		Page
Introduction	 	3-7
Programmable Logic Advantages	 	3-7
Symbology for PLDs	 	3-7
Family Architectures	 	3-8
PLD Options	 	3-13
Output Macrocell		3-16
Design Example		3-19
Example Requirements		3-20
PLD Implementation	 	3-20
PLD Selection		3-21
Clock Selector Details	 	3-21
4-Bit Binary Counter Details		3-26
Binary/Decade Count Details		3-29
Fuse Map Details		3-30
PLD Design Software		3-32

# List of Illustrations

Figure		Page
1	Basic Symoblogy	3-8
2	Basic Symbology Example	3-8
3	PROM Architecture	3-9
4	PAL® Architecture	3-11
5	FPLA Architecture	3-12
6	TIBPAL16L8 Logic Diagram	3-14
7	TIBPAL16R8 Logic Diagram	3-15
8	Polarity Selection	3-16
9	Output Macrocell Diagram	3-17
10	Resultant Macrocell Feedback and Output Logic	5 1,
	After Programming	3-18
11	PLD Process Flow Diagram	3-19
12	Counter Implementation With Standard Logic	3-21
13	TIBPAL16R4 Logic Diagram	3-23
14	Karnaugh Map for CLKOUT	3-24
15	Karnaugh Map for CLKOUT	3-25
16	Karnaugh Maps	3-27
17	Programmed TIBPAL16R4	3-31
18	Source File for ABEL	3-33
19	ABEL Output Documentation	3-34
	T. 1	
	List of Tables	
Table		
rabie		Page
1	Clock Selection	3-20
2	Function Table	3-23
3	Truth Table	3-26
4	Truth Table	3-29

PAL is a registered trademark of Monolithic Memories Incorporated.

### Introduction

The purpose of this application report is to provide the first time user of programmable logic with a basic understanding of this powerful technology. The term Programmable Logic Device (PLD), refers to any device supplied with an uncommitted logic array, which the user programs to his own specific function.

## Programmable Logic Advantages

Programmable logic devices (PLDs) offer many advantages to the system designer who presently is using several standard catalog SSI and MSI functions. Listed below are just a few of the benefits which are achievable when using programmable logic.

- Package Count Reduction: Several MSI/SSI functions can be replaced with one PLD. This reduces system power requirements.
- PC Board Area Reduced: Fewer devices consume less PC board space.
- Circuit Flexibility: Programmability allows for minor circuit changes without changing PC boards.
- Improved Reliability: With fewer PC interconnects, overall system reliability increases.
- Shorter Design Cycle: When compared with standard-cell or gate-array approaches, custom functions can be implemented much more quickly.
- Proprietary Design Protection (fuse protection): Circuit can be protected by blowing the security fuse.

The PLD will fill the gap between standard logic and large scale integration. The versatility of these devices provide a very powerful tool for the system designer.

# Symbology for PLDs

In order to keep the PLDs easy to understand and use, a special convention has been adopted. Figure 1 is the representation for a 3-input AND gate. Note that only one line is shown as the input to the AND gate. This line is commonly referred to as the product line. The inputs are shown as vertical lines, and at the intersection of these lines are the programmable fuses. An X represents an intact fuse. This makes that input, part of the product term. No X represents a blown fuse. This means that input will not be part of the product term (in Figure 1, input B is not part of the product term). A dot at the intersection of any line represents a hard-wire connection.




Figure 1. Basic Symbology

In Figure 2, we will extend the symbology to develop a simple 2-input programmable AND array feeding an OR gate. Notice that buffers have been added to the inputs, which provide both true and complement outputs to the product lines. The intersection of the input terms form a 4×3 programmable AND array. From the above symbology, we can see that the output of the OR gate is programmed to the following equation,  $A\overline{B} + \overline{A}B$ . Note that the bottom AND gate has an X marked inside the gate symbol. This means that all fuses are left intact, which results in that product line not having any effect on the sum term. In other words, the output of the AND gate will be a logic 0. When all the fuses are blown on a product line, the output of the AND gate will always be a logic 1. This has the effect of locking up the output of the OR gate to a logic level 1.




Figure 2. Basic Symbology Example

## **Family Architectures**

The PROM was the first widely used programmable logic family. Its basic architecture is an input decoder configured from AND gates, combined with a programmable OR matrix on the outputs. As shown in Figure 3, this allows every output to be programmed

# 16 WORDS X 4 BITS




Figure 3. PROM Architecture

individually from every possible input combination. In this example, a PROM with 4 inputs has 24, or 16 possible input combinations. With the output word width being 4 bits, each of the 16×4 bit words can be programmed individually. Applications such as data storage tables, character generators, and code converters are just a few design examples which are ideally suited for the PROM. In general, any application which requires every input combination to be programmable is a good candidate for a PROM. However, PROMs have difficulty accomodating large numbers of input variables. Eventually, the size of the fuse matrix will become prohibitive because for each input variable added, the size of the fuse matrix doubles.

To overcome the limitation of a restricted number of inputs, the PAL utilizes a slightly different architecture as shown in Figure 4. The same AND-OR implementation is used as with PROMs, but now the input AND array is programmable instead of the output OR array. This has the effect of restricting the output OR array to a fixed number of input AND terms. The trade-off is that now, every output is not programmable from every input combination, but more inputs can be added without doubling the size of the fuse matrix. For example, if we were to expand the inputs on the PAL shown in Figure 4 to 10 and on the PROM in Figure 3 to 10, we would see that the fuse matrix required for the PAL would be  $20 \times 16$  (320 fuses) vs  $4 \times 1024$  (4096 fuses for the PROM). It is important to realize that not every application requires every output to be programmable from every input combination. This is what makes the PAL a viable product family.

The FPLA goes one step further in offering both a programmable AND array and a programmable OR array (Figure 5). This feature makes the FPLA the most versatile device of the three, but often impractical in most low complexity applications. For applications in which complex timing control is required, Texas Instruments offers several programmable state machines based on the FPLA architecture. Several of these devices incorporate internal state registers or on-chip binary counters to aid in generating complex timing sequences.

Another type of programmable logic device (PLD) is the erasable PLD. Based on the traditional PAL® architecture, these devices typically offer a higher level of flexibility in the input and output configuration, register selection, and clocking options. CMOS EPLDs provide a higher level of density over standard PLDs and have lower power dissipation characteristics than bipolar PLDs. All programmable logic approaches discussed have their own unique advantages and limitations. The best choice depends on the complexity of the function being implemented and the current cost of the devices themselves. It is important to realize that a circuit solution may exist for more than one of these logic families.




Figure 4. PAL® Architecture




Figure 5. FPLA Architecture

## **PLD Options**

Figure 6 shows the logic diagram of the popular TIBPAL16L8. Its basic architecture is the same as discussed in the previous section, but with the addition of some special circuit features. First, notice that the PAL has 10 simple inputs. In addition, 6 of the outputs operate as I/O ports. This allows feedback into the AND array. One AND gate in each product term controls each 3-state output. The architecture used in this PAL makes it very useful in generating all sorts of combinational logic.

Another important feature about the logic diagram and all other block diagrams supplied from individual datasheets are that there are no Xs marked at every fuse location. From the previous convention, we stated that everywhere there was an intact fuse, there was an X. However, in order to make the logic diagram useful when generating specific functions, it is supplied with no Xs. This allows the user to insert the Xs wherever an intact fuse is desired.

The basic concept of the TIBPAL16L8 can be expanded further to include D-type flip-flops on the outputs. An example of this is shown in Figure 7 with the TIBPAL16R8. This added feature allows the device to be configured as a counter, simple storage register, or similar clocked function.

Circuit variations which are available on other members of the TI PLD family are explained in the following paragraphs.




Figure 6. TIBPAL16L8 Logic Diagram





Figure 7. TIBPAL16R8 Logic Diagram

### **Output Macrocell**

PLDs equipped with the output macrocell offer total output flexibility. Figures 8 and 9 show examples of these types of features as implemented in the TIBPAL22V10 device. Fuses S0 and S1 allow selection between registered or combinational outputs as well as output polarity. Figure 10 illustrates the user options.

The user options are as follows:

- 1. Clock Polarity Select. The clock signal can be inverted via a clock polarity select fuse. This allows the transition of the register outputs to be on either the positive or negative edge of the clock pulse.
- 2. Internal-State Registers. Several devices offer internal-state registers, which are often called buried registers. With the internal-state register, the output of the register is fed back into the AND array rather than to an output pin. This feature can be used for timing control sequences.
- 3. Variable Product Terms. Some PAL® device architectures vary the number of product terms associated with each output pin. This allows better utilization of the programmable array.



INTACT: OUTPUT = PO + P1 + ... + PnBLOWN: OUTPUT =  $\overrightarrow{PO} \cdot \overrightarrow{P1} \cdot ... \cdot \overrightarrow{Pn}$ 

Figure 8. Polarity Selection





Figure 9. Output Macrocell Diagram



### MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

FUSE :	SELECT	FFEDRACK AND OUTDUT CONFICURATION							
S1	S0	FEEDBACK AND OUTPUT CONFIGURATION							
0	0	Register feedback	Registered	Active low					
0	1	Register feedback	Registered	Active high					
1	0	I/O feedback	Combinational	Active low					
1	1	I/O feedback	Combinational	Active high					

0 = unblown fuse, 1 = blown fuse

S1 and S0 are select-function fuses as shown in the output logic macrocell diagram.

Figure 10. Resultant Macrocell Feedback and Output Logic After Programming

# **Design Example**

The easiest way to demonstrate the unique capabilities of the PLD is through a design example. Through this example, the reader will gain the basic understanding needed to apply a PLD in his own application. In some cases, this goal may only be to reduce existing logic, but the overall approach will be the same.




Figure 11. PLD Process Flow Diagram

### **Example Requirements**

This example will generate a 4-bit binary counter which is fed by one of four clocks. There are two lines available for selecting the clocks, SEL1 and SEL0. Table 1 shows the required input for the selection of the clocks. In addition, it is desired that the counter be able to switch from binary to decade count. This feature is controlled by an input called BD. When BD is high, the counter will count in binary. When low, the counter will count in decade.

**Table 1. Clock Selection** 

SEL1	SEL0	ОИТРИТ
0	0	CLKA
0	1	CLKB
1	0	CLKC
1	1	CLKD

Figure 12 shows this example is implemented using standard logic. As shown, three MSI functions are required. The 'LS162 is used to generate the 4-bit counter while the clock selection is handled by the 'LS253. The 'LS688 is an 8-bit comparator which is used for selecting either the binary or decade count. In this example, only five of the eight comparator inputs are used. Four are used for comparing the counter outputs, while the other is used for the BD input. The comparator is hard wired to go low whenever the BD input is low and the counter output is "9". The  $\overline{P} = Q$  output is then fed back to the synchronous clear input on the 'LS162. This will reset the counter to zero whenever this condition occurs.

# **PLD** Implementation

As stated before, the problem in programming a PAL is not in programming the fuses, but rather what fuses need to be programmed to generate a particular function. Fortunately, this problem has been greatly simplified by computer software. But before we examine these techniques, it is beneficial to explore the methods used in generating the logic equations. This will help develop an understanding and appreciation for these advanced software packages.

From digital logic theory, we know that almost any type of logic can be implemented in either AND-OR-INVERT or AND-NOR form. This is the basic concept used in the PLD. This allows classical techniques, such as Karnaugh Maps 1 to be used in generating specific logic functions. As with the separate component example (see Figure 12), it is easier to break it into separate functions. The first one that we will look at is the clock selector, but remember that the overall goal will be to reduce this design example into one PLD.




Figure 12. Counter Implementation with Standard Logic

### **PLD Selection**

Before proceeding with the design for the clock selector, the first question which needs to be addressed is which PLD to use. As discussed earlier, there are several different types of output architectures. Looking at our example, we can see that four flip-flops with feedback will be required in the 4-bit counter, plus input clock and clear lines. In addition, seven inputs plus two simple outputs will be required in the clock selector and comparator. With this information in hand, we can see that the TIBPAL16R4 (Figure 13) will handle our application.

## **Clock Selector Details**

The first step in determining the logic equation for the clock selector is to generate a function table with all the possible input combinations. This is shown in Table 2. From this table, the Karnaugh map can be generated and is shown in Figure 14. The minimized equation for CLKOUT comes directly from this.

**Table 2. Function Table** 

The state of the s													
SEL1	SELO	CLKA	CLKB	CLKC	CLKD	CLKOUT	SEL1	SEL0	CLKA	CLKB	CLKC	CLKD	CLKOUT
0	0	0	0	0	0	0	1	0	0	0	0	0	0
0	0	0	0	0	. 1	0	1	0	0	0	0	1	0
0	0	0	0	1	0	0	1	0	0	0	1	0	1
0	0	0	0	1	1	0	1	0	0	0	1	1	1
0	0	0	1	0	0	0	1	0	0	1	0	0	0
0	0	0	1	0	1	0	1	0	0	1	0	1	0
0	0	0	1	1	0	0	1	0	0	1	1	0	1
0	0	0	1	1	1	0	1	0	0	1	1	1	1
0	0	1	0	0	0	1	1	0	1	0	0	0	0
0	0	1	0	0	1	1	1	0	1	0	0	1	0
0	0	1	0	1	0	1	1	0	1	0	1	0	1
0	0	1	0	1	1	1	1	0	1	0	1	1	1
0	0	1	1	0	0	1	1	0	1	1	0	0	0
0	0	1	1	0	1	1	1	0	1	1	0	1	0
0	0	1	1	1	0	1	1	0	1	1	1	0	1
0	0	1	1	1	1	1	1	0	1	1	1 -	1	1
0	1	0	0	0	0	0	1	1	0	0	0	0	0
0	1	0	0	0	1	0	1	1	0	0	0	1	1
0	1	0	0	1	0	0	1	1	0	0	1	0	0
0	1	0	0	1	1	0	1	1	0	0	1	1	1
0	1	0	1	0	0	1	1	1	0	1	0	0	0
0	1	0	1	0	1	1	1	1	0	1	0	1	1
0	1	0	1	1	0	1	1	1	0	1	1	0	0
0	1	0	1	1	1	1	1	1	0	1	1	1	1
0	1	1	0	0	0	0	1	1	1	0	0	0	0
0	1	1	0	0	1	0	1	1	1	0	0	1	1
0	1	1	0	1	0	0	1	1	1	0	1	0	0
0	1	1	0	1	1	0	1	1	1	0	1	1	1
0	1	1	1	0	0	1	1	1 .	1	1	0	0	0
0	1	1	1	0	1	1	1	1	1	1	0	1	1
0	1	1	1	1	0	1	1	1	1	1	1	0	0
0	1	1	1	1	1	1	1	1	1	1	1	1	1






Figure 13. TIBPAL16R4 Logic Diagram

It is important to notice that the equation derived from the Karnaugh map is stated in AND-OR notation. The PLD that we have selected is implemented in AND-NOR logic. This means we either have to do DeMorgan's theorem on the equation or solve the inverse of the Karnaugh map. Figure 15 shows the inverse of the Karnaugh map and the resulting equation. This equation can be easily implemented in the TIBPAL16R4.



CLKOUT = \$150AKK + \$150ABK + \$150AKC + \$150AKCD CLKOUT =  $\overline{S1}\overline{S0}A + \overline{S1}S0B + S1\overline{S0}C + S1S0D$ 

Figure 14. Karnaugh Map for CLKOUT



CLKOUT = \$\overline{S1S0A} + \$\overline{S1S0B} + \$\overline{S1S0C} + \$\overline{S1S0D}\$

Figure 15. Karnaugh Map for CLKOUT


# 4-Bit Binary Counter Details

The same basic procedure used in determining the equations for the clock selector is used in determining the equations for the 4-bit counter. The only difference is that now we are dealing with a present state, next state situation. This means a D-type flip-flop will be required in actual circuit implementation. As before, the truth table is generated first and is shown in Table 3.

Table 3. Truth Table

	Р	RESEN	T STA	ΓE		NEXT	STATE	
CLR	<b>Q</b> 3	Q2	Q1	σo	Q3	Q2	Q1	QΟ
0	X	Χ	Χ	Х	0	0	0	0
1	0	0	0	0	0	0	0	1
1	0	0	0	1	0	0	1	0
1	0	0	1	0	0	0	1	1
1	0	0	1	1	0	1	0	0
1	0	1.	0	0	0	1	0	1
1	0	1	0	1	0	1	1	0
1	0	1	1	0	0	1	1	1
1	0	1	1	1	1	0	0	0
1	1	0	0	0	1	0	0	1
1	1	. 0	0	1	1	0	1	0
1	1	О	1	0	1	0	1	1
1	1	0	1	1	1	1	0	0
1	1	1	0	0	1	1	0	1
1	1	1	0	1	1	1	1	0
1	1	1	1	0	1	1	1	1
1	1	1	1	1	0	0	0	0


From the truth table, the equations for each output can be derived from the Karnaugh map. This is shown in Figure 16. Note that the inverse of the truth table is being solved so that the equation will come out in AND-NOR logic form.



00 = CLR 03020400 + CLR 03020400

 $\overline{Q0} = \overline{CLR} + Q0$ 

(a) Karnaugh Map for  $\overline{Q0}$ 




 $\overline{Q1} = \overline{CLR}$   $\overline{Q3}$   $\overline{Q2}$   $\overline{Q4}$   $\overline{Q6}$   $\overline{Q6}$   $\overline{Q6}$   $\overline{Q1}$   $\overline{Q0}$   $\overline{Q0}$   $\overline{Q0}$   $\overline{Q0}$ 

 $\overline{Q1} = \overline{CLR} + \overline{Q1}\overline{Q0} + Q1Q0$ 

(b) Karnaugh Map for  $\overline{Q1}$ 


Figure 16. Karnaugh Maps



02 = CLRQ8Q2Q4Q0 + CHRQ80201Q0 + CHRQ80201Q0 + GL-R08020100

 $\overline{\Omega 2} = \overline{CLR} + \overline{\Omega 2}\overline{\Omega 1} + \Omega 2\Omega 1\Omega 0 + \overline{\Omega 2}\overline{\Omega 0}$ 

## (c) Karnaugh Map for $\overline{Q2}$



03 = CLR08020100 + CLR03020100 + CLR03020100 + CLRQ3020100 + CLRQ3020100

 $\overline{03} = \overline{CLR} + \overline{03}\overline{02} + \overline{03}\overline{01} + \overline{03}\overline{00} + 03020100$ 

(d) Karnaugh Map for  $\overline{Q3}$ 

Figure 16. Karnaugh Maps (Continued)

# **Binary/Decade Count Details**

Recalling from the example requirements that the counter should count in decade whenever the BD input is low, we can again generate a truth table for this function (Table 4). Since the counter is already designed to count in binary, we can use this feature to simplify our design. What we desire is a circuit whose output goes low, whenever the BD input is equal to a logic level "0", and the counter output is equal to "9". This output can then be fed back to the CLR input of the counter so that it will reset whenever the BD input is low. Whenever the BD input is high, the output of the circuit should be a high since the counter will automatically count in binary. Notice that  $\overline{Q}$  shown in the truth table is the function we desire.

Table 4. Truth Table

BD	Q3	Q2	Q1	00	Q	₫	BD	Q3	02	<b>Q</b> 1	σo	Q	ā
0	0	0	0	0	0	1	1	0	0	0	0	0	1
0	0	0	0	1	0	1	1	0	0	0	1	0	1
0	0	0	1	0	0	1	1	0	0	1	0	0	1
0	0	0	1	1	0	1	1	0	0	1	1	0	1
0	0	1	0	0	0	1	1	0	1	0	0	0	1
0	0	1	0	1	0	1	1	0	1	0	1	0	1
0	0	1	1	0	0	1	1	0	1	1	0	0	1
0	0	1	1	1	0	1	1	0	1	1	1	0	1
0	1	0	0	0	0	1	1	1	0	0	0	0	1
0	1	0	0	1	0	1	1	1	0	0	1	0	1
0	1	0	1	0	0	1	1	1	0	1	0	0	1
0	1	0	1	1	0	1	1	1	0	1	1	0	1
0	. 1	1	0	0	0	1	1	1	1	0	0	0	1
0	1	1	0	1	0	1	1	1	1	0	1	0	1
0	1	1	1	0	0	1	1	1	1	1	0	0	1
0	1	1	1	1	0	1	1	1	1	1	1	0	1

In this particular example, a Karnaugh map is not required because the equation cannot be further simplified. The resulting equation is given below.

 $\overline{BD} \overline{OUT} = \overline{BD} \overline{O3} \overline{O2} \overline{O1} \overline{O0}$ 

# **Fuse Map Details**

Now that the logic equations have been defined, the next step will be to specify which fuses need to be programmed. Before we do this however, we first need to label the input and output pins on the TIBPAL16R4. By using Figure 12 as a guide, we can make the following pin assignments in Figure 17.

#### PIN:

1	CLK	20	$v_{CC}$
2	SEL0	19	CLKOUT
3	SEL1	18	NC
4	CLKA	17	Q0
5	CLKB	16	Q1
6	CLKC	15	Q2
7	CLKD	14	Q3
8	CLR	13	NC
9	BD	12	BD OUT
10	GND	11	OE

With this information defined, we now need to insert the logic equations into the logic diagram as shown in Figure 17.

It is now probably obvious to the reader, that inserting the logic equations into the logic diagram is a tedious operation. Fortunately, several software programs are available to perform this task automatically. All that is required is telling the program which device has been selected and defining the input and output pins with their appropriate logic equations. The program will then generate a fuse map for the device selected. This information can then be down loaded into the selected device programmer.




Figure 17. Programmed TIBPAL16R4

# **PLD Design Software**

Software packages such as ABEL™, CUPL™, and proLogic™ not only generate the fuse map, but they also help in developing the logic equations. In most cases, they can generate the logic equations from simply providing the program with either a truth table or state diagram. In addition, they can test the logic equations against a set of test vectors. This helps to ensure the that designer gets the desired function.

Several software packages are described in further detail in this data book. The Programmable Logic Device Design Software Support section provides a detailed summary of the capabilities of several of these popular design tools.

As an example, we will approach our previous design utilizing DATA I/O's ABEL™ package. The purpose here is not to teach the reader how to use ABEL™, but rather to give them a basic overview of this powerful software package. Figure 18 shows the source file required by ABEL™. Note that the 4-bit counter has been described with a state diagram table. When the ABEL™ program is compiled, the logic equations will be generated from this. The equations for CLK OUT and BD OUT are given in their final form to demonstrate how ABEL™ will handle these. Also notice that test vectors are included for checking the logic equations. This is especially important when only the logic equations are given.

Figure 19 shows some of the output documentation generated by the program. Notice that the equations generated for the counter match the ones generated by the Karnaugh maps. A pinout for the device has also been generated and displayed. The fuse map for the device has not been shown; however, the standard JEDEC fuse map thus generated can be down loaded into the device programmer to program the selected PLD.

```
module BD_COUNT flag (-r2)
title '4-bit binary/decade counter
           device 'P16R4':
      IC1
   pin assignments and constant declarations
      CLK_IN, SELO, SEL1, CLKA pin 1,2,3,4:
                                    5, 6, 7,
      CLKB, CLKC, CLKD
                               pin
                               pin 8,9,11;
      CLR, BD_IN, OE
                               pin 12,19;
      BULDUT, CLK_OUT
                               pin 14,15,16,17:
      03,02,01,00
                               .c. , o , 1 , .x. , .Z.;
      CK. L. H. X, Z
                              [03,02,01,00];
      OUTPUT
   counter states
                                              S12=^b1100;
                   S4=^b0100:
                                 S8=^b1000:
      SO=^60000;
                                S9=^b1001;
                                              S13=^b1101;
                   S5=^b0101;
      S1=^b0001;
                                S10=^b1010;
                                              S14=^b1110;
                    56=^b0110;
      S2=^b0010:
                                              S15=^b1111:
                                S11=^b1011;
                   S7=^b0111:
      S3=^b0011;
equations
   clock selector
      CLK_OUT = CLKA & 'SELO & 'SEL1 # CLKB & 'SEL1 & SELO
                 # CLKC % SEL1 % !SEL0 # CLKD & SEL1 & SEL0;
   count nine indicator for decade counting
      BD_OUT = !('BD_IN & Q3 & '02 & '01 & Q0);
state_diagram [03,02,01,00]
       State SO: IF CLR == 0 THEN SO ELSE
                   IF CLR == 0 THEN SO ELSE
                                              S2;
              S1:
       State
                   IF CLR == 0 THEN SO ELSE
                                              S3:
              S2:
       State
              S3: IF CLR == 0 THEN S0 ELSE
                                              54.
       State
                   IF CLR == 0 THEN SO ELSE
       State
              S4:
                   IF CLR == 0 THEN SO ELSE
       State
              S5:
                   IF CLR == 0 THEN SO ELSE
       State
              S6:
                   IF CLR == 0 THEN SO ELSE
                                              $8:
              S7:
       State
                   IF CLR == 0 THEN SO ELSE
       State
              sa:
                   IF CLR == 0 THEN SO ELSE S10;
              S9:
       State
                   IF CLR == 0 THEN SO ELSE S11;
       State S10:
                   IF CLR == 0 THEN SO ELSE S12;
       State S11:
                   IF CLR == 0 THEN SO ELSE S13;
       State S12:
                   IF CLR == 0 THEN SO ELSE S14;
       State S13:
                   IF CLR == 0 THEN SO ELSE S15;
       State S14:
                   JF CLR == 0 THEN SO ELSE SO;
       State S15:
                 'clock selector'
 test_vectors
      ([CLKA, CLKB, CLKC, CLKD, SEL1, SEL0] -> CLK_OUT)
                                   L,
                             Χ,
                                         L 1 ->
                                                   L:
                       Χ,
               X
       T L
                                   L,
                             X ,
                                         し コー>
                                                   н,
       τ
         Н
                X
                       X
                             Χ,
                                   L,
                                         H J ->
       τ
         X
               L
                       Х
                                   L,
                                         H \supset ->
                                                   н:
                             X
       τ
         Х
                       X
                                         L ] ->
                                                   L
       C
         X
                X
                       L
                             Y
                                   н,
                                         L 1 ->
                                                   H:
                                   Η,
       [ X
                X
                       н
                             X
                                         H ] ->
                                                   L;
       r x
                X
                       X
                             L,
                                   Η,
       C X
                X
                       X
                             н
                                   Н,
```

Figure 18. Source File for ABEL

```
test_vectors
                'counter'
     (CCLK_IN, OE, CLR, BD_IN) -> (OUTPUT, BD_OUT))
      τ
         CK,
               L,
                     L,
                           X
                              ) -> C
                                       SO,
      τ
         CK,
               l.,
                     Н,
                           X
                              J -> [
                                       S1,
                                            H. 3;
      τ
         CK,
               L.,
                           X
                     Η,
                              1 -> €
                                       S2,
                                            н ];
        CK,
               L,
      τ
                     Η,
                           Х
                              3 -> C
                                       S3.
                                            н );
      τ
               L,
                     Η,
         CK.
                           X
                              ) -> t
                                       S4,
                                            H 3;
               L,
      ε
         CK,
                     Η,
                           X
                              J -> [
                                       S5.
                                            н );
               L,
      ľ
         CK,
                           X
                     Η,
                              3 -> E
                                       S6.
                                            H 1;
                           .χ
               L,
        CK,
                     Н,
                              J -> [
                                       S7.
                                            н );
        CK.
               L,
                     Η,
                           X
                              ) -> [
                                       S8.
                                            H );
         CK,
               L,
                     Η,
                           L
                              1 \rightarrow 0
                                       59.
                                            L J;
               L,
                     н,
      Ľ
         CK.
                           X
                              J -> [ S10,
                                            н ];
         CK,
               ι.,
                              1 -> [ S11,
      C
                     Н,
                           X
                                            н э.
         CK,
                    н,
      C
               L,
                           X
                             J -> [ S12,
                                            н );
      C
        CK.
               L,
                    н,
                           Х
                              ] -> [ 513,
         CK,
      τ
               L,
                    Н,
                           X
                              J -> [ S14.
                                            н Э,
         CK.
      τ
               L,
                    Η,
                           H
                              J \to I S15.
                                            н ј.
      τ
         CK,
               l. ,
                              1 -> C
                    Η,
                           X
                                            н 1:
                                       SO,
      C
          Χ.
               н,
                     Χ,
                              ) -> [
                           X
                                       Ζ.
end BD_COUNT
```

Figure 18. Source File for ABEL (Continued)

Page 1

```
ABEL(tm) Version 1.00 - Document Generator
4-bit binary/decade counter
Equations for Module BD_COUNT
Device IC1
     Reduced Equations:
       CLK_OUT = !((SEL1 & SEL0 & !CLKD
                 # (SEL1 & !SELO & !CLKC
                 # (!SEL1 & SELO & !CLKB
                 # !SEL1 & !SEL0 & !CLKA)));
       BD_OUT = !(03 & !02 & '01 & 00 & !BD_IN);
       93 := !((93 & Q2 & Q1 & Q0
             # (!03 & !02
             # (103 & 101
             # (!03 & !00
             # 'CLR))));
      02 := !((02 & Q1 & Q0 # (!02 & !Q1 # (!Q2 & !Q0 # !CLR))));
      Q1 := !((Q1 & Q0 # (!Q1 & !Q0 # !CLR)));
      00 := !((00 # !CLR));
```

Figure 19. ABEL Output Documentation

PAL Support

ABEL(tm) Version 1.00 - Document Generator 4-bit binary/decade counter

Chip diagram for Module BD\_COUNT

Device IC1

#### P16R4

CLK_IN	10	20	VCC
SELO 🗌	2	19	CLK_OUT
SEL1	3	18	
CLKA 🗌	4	17	Q0
CLKB [	5	16	Q1 ·
CLKC [	6	15	Q2
CLKD [	7	14	Q3
CLR [	8	13	
BD_IN[	9	12	BD_OUT
GND [	10	11	OE
	_		

end of module BD\_COUNT

Figure 19. ABEL Output Documentation (Continued)

# Reference

1. H. Troy Nagle, Jr., B.D. Carroll, and David Irwin, An Introduction to Computer Logic. New Jersey: Prentice-Hall, Inc., 1975.

# Programmable Logic Device **Design Software Support**



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represents that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1989, Texas Instruments Incorporated Printed in the U.S.A.

#### **TRADEMARKS**

ABEL is a trademark of DATA I/O Corporation
CUPL is a trademark of LOGICAL DEVICES, INC.
PLDesigner is a trademark of MINC INCORPORATED
proLogic is a trademark of Inlab Incorporated
IBM and PC-DOS are trademarks of International Business Machines
Corporation
MS-DOS is a trademark of Microsoft Corporation

# **Programmable Logic Device Design Software Support**

#### INTRODUCTION

There are a number of logic design software products available to the design engineer, intended to make logic design easier and less cumbersome. With these software products, complex designs can be described using Boolean equations, truth tables, state machine diagrams and schematic capture methods available on most CAD systems.

The ultimate function of these software products is to generate a JEDEC file of the original design to be programmed into the targeted Programmable Logic Device (PLD), However, most S/W vendors provide more than a JEDEC file as an output from the software. This section seeks to describe the attributes of a few of the popular logic design products. We recommend that the reader contact the specific manufactures to obtain the latest and most comprehensive information available.

# ABEL<sup>™</sup> - Advanced Boolean Expression Language by DATA I/O Corporation:

ABEL consists of a special-purpose, high-level language that is used to describe logic designs, and a language processor that converts logic descriptions to programmer load files - or JEDEC files. These files contain the information necessary to program and test programmable logic devices.

Features of ABEL design language:

- Universal syntax for all PLDs
- High-level, structered design language
- Flexible forms for logic description

**Boolean Equations Truth Tables** State Diagrams

- Test Vectors for simulation and functional testing of programmed parts
- Time-Saving Macros and Directives

Some powerful features of the ABEL language processor:

- Syntax checking
- Verification that a design can be implemented with a chosen part
- **Logic Reduction**
- **Design Simulation**
- Automatic design documentation
- Creation of programmer load files in JEDEC format

Between the ABEL design language and the language processor it becomes rather easy to design and test logic functions to be implemented with a PLD. For example, a three-input AND function with the inputs Q, R, and S and an output P could be designed using a truth table like this:

```
truth_table "3-input AND gate"
 ([Q, R, S] -> P)
 [0, X, X, X] \rightarrow 0;
 [X, .0., .X.] \rightarrow 0;
 [X, .X., .0.] \rightarrow 0;
 [ 1, 1, 1 ] -> 1 ;
```

The ".X." in the table indicate "don't care" conditions, and the output P is set to 1 only when all three inputs equal 1. The output could also be specified in simple Boolean operators and achieve the same result. This is done here, where "&" is the logical AND operator:

```
P = Q & R & S;
```

### **More Boolean Operators**

Operator	Example	Description			
•!	! A	NOT: ones complement			
&	A & B	AND			
#	A # B	OR			
\$	A \$ B	XOR: exclusive OR			
!\$	A !\$ B	XNOR: exclusive NOR			

ABEL allows designs to be described in the best possible manner to suit the logic to be implemented or in a manner suitable to the logic designer. In most cases the same description can be used for many different devices simply by changing the device specified.

The logic design process using ABEL is shown in Figure 1. Beginning with the design concept, the designer creates the ABEL source file required by the language processor in order for it to generate the programmer load file. With the help of a text editor, the designer can create the source file which contains complete description of the logic design. The source file may also be created using DASH-ABEL to convert a DASH-generated schematic of a design

# **Logic Design Steps:**

The source file is presented to the language processor which performs the several functions to produce a programmer load file (in JEDEC) format and all the required design documentation (see Figure 1.).

PARSE checks the syntax of the source file and flags any errors.

TRANSFORM converts the logic description to an intermediate form.

REDUCE performs logic reduction.

FUSEMAP creates the (JEDEC) programmer load file, which can then be

downloaded

to the logic programmer to program parts, or used to generate

test vectors.

DOCUMENT generates a listing of the source file, a drawing of the logic

device pin assignments, and a listing of the programmer

load file.




Figure 1. Logic Design Steps with ABEL

#### **DESIGN EXAMPLES**

The following two design examples highlight two design entry methods, Boolean equations and State Diagrams.

# **Three-State Sequencer**

The following design is a simple sequencer that demonstrates the use of ABEL state diagrams. The design is implemented in a TIBPAL16R4–10 device (P16R4). There is no limit to the number of states that can be processed by ABEL, but the number of transitions and the path of the transitions is limited.

Figure 2. shows the sequencer design, with a bubble diagram showing the transitions and the desired outputs. The state machine starts in state A and remains in that state until the 'start' input becomes high. It then transitions from state A to state B, from state B to state C, and back to state A. It remains in state A until the 'start' input is high again. If the 'reset' input is high, the state machine returns to state A at the next clock cycle. If this reset to state A occurs during state B, an 'abort' synchronous output goes high, and remains high until the machine is again started.

During states B and C, asynchronous outputs 'in\_B' and 'in\_C' become high to indicate the current state. Activation of the 'hold' input will cause the machine to hold in state B or C until 'hold' is no longer high or 'reset' becomes high.




Figure 2. State Machine Bubble Diagram

#### Design Methodology

The sequencer is described by using a STATE DIAGRAM section in the ABEL source file. The ABEL source file for the sequencer is shown in Figure 3. In this example, the design is given a title, the target device is specified, and pin declarations are made. The FLAG statement is used to select the level of reduction required. Constants are declared to simplify the state diagram notation. The two state registers are grouped into a set called 'sreg'. The three states A, B, and C are declared with appropriate values specified for each.

For larger state machines with more state bits, careful numbering of states can dramatically reduce the logic required to implement the design. Using constant declarations to specify state values saves time when later changes to these values are made.

The state diagram begins with the STATE DIAGRAM statement that names the set of signals to be used for the state register. The set to be used is 'sreg'.

Within the STATE\_DIAGRAM, IF-THEN-ELSE statements are used to indicate the transitions between states, and the input conditions that cause each transition. In addition, equations are written in each state that indicate the outputs required for each state or transition.

For example, state A reads:

```
State A:
  in B = 0;
  in C = 0;
  if (start & !reset) then B with abort := 0;
  else A with abort :=0:
```

This means that if the machine is in state A and 'start' is high, but 'reset' is low, then the machine will advance to state B, but in another input condition the machine will remain in sate A.

The equations for 'in B' and 'in C' indicate that those outputs should remain low while the machine is in state A, while the equations for 'abort', specified with the "with" keyword, indicate that 'abort' should go low if the machine transitions to state B, but should remain at its previous value if the machine stays in state A.

#### **Test Vectors**

The specification of the test vectors for this design is similar to those of any other synchronous designs. The first vector puts the machine into a known state (state A), and the following vectors exercise the functions of the machine. The A, B, and C constants are used in the vectors to indicate the value of the current state, thus improving the readability of the vectors.

```
title '8-bit barrel shifter
               Data I/O Corp Redmond WA 17 Oct 1987
Gerrit Barrere
                     flag '-r3'
module sequence
                                 D. B. Pellerin - Data I/O';
title 'State machine example
                               'p16r4';
          d1
                     device
                                          pin
                                                   14,15;
          a1.a0
                                                   1,11,4,2,3;
          clock, enab, start, hold, reset
                                          pin
                                                    17;
                                          pin
          abort
                                                    12,13;
                                          pin
          in_B,in_C
                                                    [q1,q0];
          sreg
       "State Values...
                               B = 1;
                                                    C = 2:
          A = 0:
state diagram sreg;
                               " Hold in state A until start is active.
          State A:
            in B = 0;
            in C = 0;
            IF (start & !reset) THEN B WITH abort := 0;
            ELSE A WITH abort := abort;
                                " Advance to state C unless reset is active
           State B:
                                " or hold is active. Turn on abort indicator
            in B = 1;
             in_C = 0;
                                " if reset.
            IF (reset) THEN A WITH abort := 1;
            ELSE IF (hold) THEN B WITH abort := 0;
             ELSE C WITH abort := 0;
                                " Go back to A unless hold is active
           State C:
                               " Reset overrides hold.
            in_B = 0;
             in C = 1;
             IF (hold & !reset) THEN C WITH abort := 0;
             ELSE A WITH abort := 0;
   [q0, q1] = !RESET
test_vectors([clock,enab,start,reset,hold]->[sreg,abort,in_B,in_C])
             [.c., 0, 0, 0, 0]->[A, 0, \overline{0}, \overline{0}];
             [.c., o, o, o, o]->[A, o, o, o];
             [.c., 0, 1, 0, 0]->[B, 0, 1, 0];
             [.c., 0, 0, 0, 0]->[c, 0, 0, 1];
             [ .c. , 0 , 1 , 0 , 0 ]->[ A , 0 , 0 , 0 ];
             [.c., 0, 1, 0, 0]->[B, 0, 1, 0];
             [.c., 0, 0, 1, 0]->[A, 1, 0, 0];
             [ .c. , 0 , 0 , 0 , 0 ]->[ A , 1
                                                   , 0, 0];
             [ .c. , o , 1 , o , o ]->[
                                           в,
                                                0
             [.c., 0, 0, 0, 1]->[
                                           B, 0, 1,
                                                          0];
             [ .c. , 0 , 0 , 0 , 1 ]->[ B , 0 , 1 , 0 ];
[ .c. , 0 , 0 , 0 , 0 ]->[ C , 0 , 0 , 1 ];
 end
```

Figure 3. The ABEL Source File for Sequencer

#### 8-Bit Barrel Shifter

This design example highlights the use of Boolean equations as design entry format using ABEL. It is an 8-bit barrel shifter that includes a shift amount selector, an output control, and a device enable. The target device for this design is the TIBPAL20R8-XX. This design is described by only one Boolean equation. Figure 4. shows a block diagram of the design.




Figure 4. Block Diagram: 8-Bit Barrel Shifter

# **Design Specification**

As shown in the block diagram above, the barrel shifter has 8 inputs (D0-D7), eight outputs (Q0-Q7), three select lines (I0-I2), a clock (CLK), an output control (OC), and an enable (E). On each clock pulse when E is high, the outputs show the inputs shifted by n bits to the right, where n is specified by the select lines. The bit shifted out of the barrel shifter on the right is shifted in on the left, actually performing a rotate. When E is low, the shifter outputs are then preset to 1.

The output control, when high, sets all outputs to high impedance, without affecting the shift. This means that if a shift is selected while the output control is high, the shift still occurs, but it is not seen at the outputs. If the OC is then set low, the shifted data will appear on the outputs.

# **Design Methodology**

Figures 5. and 6. show a simplified block diagram and the source file listing of the design respectively. Pins have been assigned so that the shifter outputs can be associated with the registered outputs of the targeted PLD. The inputs, outputs, and select lines are then assigned to sets which simplify notation.




Figure 5. Simplified Block Diagram: 8-Bit Barrel Shifter

One Boolean equation is used to describe the entire function of the barrel shifter. The equation is expressed in the sum of products form and assigns a value to the output set. Each product in the equation corresponds to one of the possible shifts and defines the outputs for that shift.

Thus, the product term,

```
(Sel==0) & ![D7,D6,D5,D4,D3,D2,D1,D0]
```

defines that for a shift of 0, the inputs are transferred without a shift directly to the outputs. Similarly, the product term,

```
(Sel==5) & ![D4,D3,D2,D1,D0,D7,D6,D5]
```

defines that for a shift of 5, output Q7 gets the value of input D4, Q6 gets D3 and so on, corresponding to the correct shift of five places. Notice that the low-order input bits have been "wrapped around", shifted out of the right side and into the left side.

Sel can have only one value at a time, thus only one of the "Sel = " relational statements can be true at a given time, and only one of the product terms contributes to the sum of products. The OR of all the product terms is ANDed with the enable E so that when E is low, all the outputs are preset to 1.

Both the output sets on the left side of the equation and the inputs on the right side of the equation are expressed as negative logic, which, in effect, gives active high logic. This is done to compensate for the 'PAL20R8's inverted outputs. The inverse of the inputs is available on the device.

```
module
           barrel
title '8-bit barrel shifter
Gerrit Barrere
                  Data I/O Corp Redmond WA
                                              17 Oct 1987
            P7095
                       device
                                  'P20R8';
           D7, D6, D5, D4, D3, D2, D1, D0
                                                         Pin 2,3,4,5,6,7,8,9;
           Q7,Q6,Q5,Q4,Q3,Q2,Q1,Q0
15,16,17,18,19,20,21,22;
           Clk.OC.E.12.11.10
                                              Pin 1,13,23,10,11,14;
           Input
                                  = [D7, D6, D5, D4, D3, D2, D1, D0];
           Output
                                  = [Q7,Q6,Q5,Q4,Q3,Q2,Q1,Q0];
           Sel
                                  = [I2, I1, I0];
           H,L,C,Z
                                  = 1,0,.C.,.Z.;
equations
           !Output := E & ( (Sel == 0) & ![D7,D6,D5,D4,D3,D2,D1,D0]
                                  # (Sel == 1) & ![D0,D7,D6,D5,D4,D3,D2,D1]
                                  # (Sel == 2) & ![D1,D0,D7,D6,D5,D4,D3,D2]
                                  # (Sel == 3) & ![D2,D1,D0,D7,D6,D5,D4,D3]
                                  # (Sel == 4) & ![D3,D2,D1,D0,D7,D6,D5,D4]
                                  # (Sel == 5) & ! [D4,D3,D2,D1,D0,D7,D6,D5]
                                  # (Sel == 6) & ![D5,D4,D3,D2,D1,D0,D7,D6]
                                  # (Sel == 7) & ![D6,D5,D4,D3,D2,D1,D0,D7])
test_vectors
           ([Clk,OC, E, Sel, Input]
                                         -> Output)
            [ C, L, H, O, ^b10000000] -> ^b10000000; " Shift O
            [ C, L, H, 1, ^b10000000] -> ^b01000000; " Shift 1
            [ C, L, H, 2, ^b10000000] -> ^b00100000; " Shift 2
            [ C, L, H, 3, ^b10000000] -> ^b00010000; " Shift 3
            [C, L, H, 4, ^b10000000] -> ^b00001000; "Shift 4
            [ C, L, H, 5, ^b10000000] -> ^b00000100; " Shift 5
            [ C, L, H, 6, ^b10000000] -> ^b00000010; " Shift 6
            [ C, L, H, 7, ^b10000000] -> ^b00000001; " Shift 7
            [ C, L, H, O, ^b01111111] -> ^b011111111; " Shift O
            [ C, L, H, 1, ^b01111111]
                                         -> ^b10111111; " Shift 1
            [ C, L, H, 3, ^b01111111] -> ^b11101111; " Shift 3
            [ C, L, H, 7, ^b01111111] -> ^b11111110; " Shift 7
            [ C, L, H, 1, ^b00000001] -> ^b10000000; " Shift 1/Wrap
            [ C, L, H, 1, ^b11111110] -> ^b01111111; " Shift 1/Wrap
            [ C, L, L, 0, ^b00000000] -> ^b11111111; " Preset [ C, H, H, 0, ^b00000000] -> Z; " Test H
                                                         " Test High Z
end
```

Figure 6. ABEL Source File for the 8-Bit Barrel Shifter

# OTHER PLD DESIGN SOFTWARE PRODUCTS

Below is a short list of some of the popular PLD design software products available to logic designers. They are all PC based and can be installed on your IBM PC <sup>™</sup> or compatible.

CUPL™ - by Lo

by Logical Devices Inc.

PLDesigner ™

- by MINC Inc.

proLogic ™

- by INLAB Inc.

#### CUPL

CUPL, like ABEL, is a universal Computer Aided Design (CAD) tool that supports PLDs. It has utility files that facilitate conversion of designs done in other design software environment to the CUPL design environment. CUPL also produces a standard programmer load file in JEDEC format, thus making it compatible with logic programmers that accept JEDEC files.

Features of CUPL design language:

Flexible forms for design description

Boolean Equations Truth Tables State Diagrams

Expression substitutions or time saving Macros

This involves the assignment of names to equations and having the software do the substitution any time the assigned name is encountered during the compile process

Shorthand Features offered by CUPL

List Notation; This nested directive [A4,A3,A2,A1,A0] can be represented as [A4..0]

Bit Fields; A group of bits may be assigned to a name as in

FIELD ADDR = [A4..0]

Also available in CUPL are the use of

Distributive property - where A & (B # C)

is replaced with A & B # A & C

DeMorgans Theorem - where ! (A & B)

is replaced with !A # !B

# Some features of the CUPL language processor:

- CUPL provides design templates which allow designers to just "fill-inthe-blanks" when originating a design. Free form comments can also be used throughout the design.
- Error checking with detailed error messages directs designers to the source of problems during debugging.
- Logic Reduction Capabilities available on CUPL offers a choice of several minimization levels from just fitting a design into a target device to the absolute minimum.
- Design Simulation is accomplished using the CSIM feature. This feature allows designers to check the workability of their designs before a part is programmed. Functional simulation can be done at the programmer when test vectors are provided.

#### **PLDesigner**

The PLDesigner is a universal logic design synthesis tool for designing with PLDs. It features:


- A high-level behavioral language
- Algorithmic design entry for state machine designs
- Waveform design entry for glue logic
- Design simulation with automatic test vector generation
- Automatic device selection and design partitioning across multiple device architectures
- A device library of over 2,000 devices.

A fundamental difference between PLDesigner and other products is that the "design phase" is separate from the "device selection phase". You can complete a design before a device, or devices, are selected. This allows you to concentrate on design and simulation. No longer is it necessary to limit your design to a single device, or to select a device before starting the design.

#### **System Requirements**

PLDesigner runs on an IBM PC <sup>™</sup> or compatible with an MS-DOS <sup>™</sup> or PC-DOS <sup>™</sup> operating system, version 2.0 or later. 640K RAM memory and a hard disk are recommended: A CGA, EGA, Hercules, or monochrome display may be used. A mouse and printer are optional.

# Logic Design Steps with PLDesigner



# proLogic


proLogic is a logic design software tool used to design and program Texas Instruments PLDs. This design software development package quickly converts your logic design to a programmer load file in the standard JEDEC format, proLogic has the flexibility to allow you to describe your logic design in any of the following formats:

- **Boolean Equations**
- Truth Table
- State Diagrams

It should be noted here that, not only can a design be entered in any of the above methods, you can design various sections of the design in any of the three formats shown above, and proLogic has the ability to unify the various sections and process them as one design.

The proLogic compiler is capable of performing functional simulation when test vectors are provided. The simulator uses the fuse list portion from the JEDEC file to create a functional device model. It can then execute the simulation vectors against this model. The results are automatically placed in a file for evaluation.

# PLD design flow using proLogic design software:



# **Programming Texas Instruments Programmable Logic Devices**



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represents that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1989, Texas Instruments Incorporated

# Programming Texas Instruments Programmable Logic Devices

This report is intended to introduce the reader to the fuse technologies used in Texas Instruments PLDs, the measures taken by TI to provide devices with the highest possible programming yields, and the steps users can take to ensure good programmability.

# **HOW A FUSE IS PROGRAMMED**

# **Programming Algorithm**

Each programmable logic device family requires a unique algorithm for fuse programming and verification on commercial programming equipment. The algorithm is a combination of voltage and timing required for addressing and programming fuses in the user array.

The PLD's programming circuitry is enabled by pulsing one or more pins to a super voltage level (10.5 volts). Once the programming circuitry is enabled, inputs become addressing nodes for the input and product lines within the PLD. The actual fuse link is at the intersection of the input and product lines. Once the fuse is addressed, the fuse can be programmed by pulsing the output associated with the location of the fuse link. A fuse can be verified to be programmed by enabeling the programming circuitry, supplying the fuse address to the device's inputs, and reading the level of the device's output.

# Bipolar Fuse Technology

Figure 1 shows a top and side view of a fuse in a bipolar PLD before it is programmed. Titanium-Tungsten (TiW) is used for the "fuse" or metal link programming element. The ideal thickness for this programming element is about 500 Angstroms. Titanium-Tungsten is also used as a barrier metal over contacts to prevent direct aluminum contact to silicon. To prevent aluminum diffusion during high temperature processing. the ideal thickness of the barrier metal is about 2000 Angstroms. TI's two-step link process allows both the barrier thickness and the fuse thickness to be at the ideal. The net result is a higher reliability and better programming yields.

When a device is programmed, the fuse location is selected. The fuse element at the selected location is then opened by the programmer passing a current through the Titanium-tungsten fuse element that violates the current density limit for the element. This current flow heats the fuse element to approximately 2,100 degees Celcius at which point the element is in a molten state. The metal migration which results from the heat of this out-of-limit current stress causes a gap in the fuse element.

As shown in Figure 2, the high temperature at the fuse element's gap causes two actions to occur. The fuse element's TiW material oxidizes so as to leave the metal on both sides of the gap non-conductive. Also, the heat associated with programming, causes the Silicon Dioxide (SiO2) above the fusing element to flow into the gap. This proven fuse technology has eliminated the fears of fuse grow back as a failure mechanism in PLDs.




Figure 1. Before Programming




Figure 2. After Programming

# **EPLD Programming Technology**

Texas Instruments CMOS PLDs employ a process technology similar to EPROM devices. When compared to the bipolar fusible link technology, the FAMOS (Floatinggate, Avalance-Injection MOS) transistor used by EPROMS replaces the fusible link. This permits the programmability function in the same way as the fuse.

The FAMOS transistor resembles an ordinary MOS transistor except for the addition of a floating gate buried in the insulator between the substrate and the ordinary select-gate electrode as shown in Figure 3. The programming of the FAMOS structure is performed by capacitively coupling the select gate in series with the floating gate. Hot electron injection onto the floating gate occurs by pulling the select gate to the programming voltage and the drain of the FAMOS transistor to the programming voltage minus several threshold drops. As shown in Figure 4, this serves to alter the threshold voltage of the select gate.

Once programmed, the FAMOS transistor retains the electron charge or data pattern, until exposed to an integrated dose of ultraviolet light with a wavelength of 2,537 angstroms. This uv light will "erase" the charge by giving the electrons enough energy to scatter from the floating gate. This returns the threshold voltage of the select gate back to its original value or unprogrammed state. After erasure, the device is ready for reprogramming. The reprogrammability feature of Erasable PLDs allows the devices to be used for many programming iterations which are often required in the user's design and prototyping stages.




Figure 3. Views of an Floating Gate EPROM Cell




Figure 4. Drain Current vs Gate Voltage

#### PROGRAMMER APPROVAL

#### **Programming Algorithm Specifications**

In order to achieve satisfactory programming yields for PLDs, it is critical that device programmers adhere to the programming algorithm specifications as defined by Texas Instruments. Each specification contains detailed step-by-step programming procedures, input and product line addressing procedures, waveform diagrams, and minimum and maximum voltage and timing tables. Becuase of the complexity of the programming algorithms and the need to control and update the specifications, Texas Instruments maintains programming algorithms in a specificaiton system seperate from the PLD Data Book.

TI currently sends specifications and specification updates to most programmer and software manufacturers, and challenges each to work with TI to provide our mutual customer with approved programming support to guarantee them with the best possible programming yield.

Texas Instruments reserves the right to approve programming algorithms contained in commercial programming equipment, and recommends that customers only use approved programming support.

Approved programming support means that TI has evaluated the programming algorithm, has verified critical timing paths and voltage levels, and has performed yield analysis testing. Approvals are granted by device and are thoroughly documented.

These measures are taken to ensure that TI's customers receive the best possible programming yields when using TI PLDs.

# **Evaluation and Approval Methods**

Programmers are evaluated by Tl's programmable logic applications. The evaluation includes the following:

- Measure voltage levels for accuracy and repeatability
- Measure critical timing paths
- Evaluate system power supply and grounding
- Yield analysis

Templates and oscilliscope printouts are used to document all measurements and are maintained permanently on file. Approvals are granted by device or algorithm and documented by letter to the programmer manufacturer.

# **Approved Programmer Support**

Approved programmer support is documented in the 'TI Programming Support Newsletter'. Contact the TI PLD Hotline (08161) 804544 or your local TI field sales representative if there is any problem with programming TI PLDs.

Texas Instruments recommends that customers use only approved programming support. Approved programming support ensures the user ...

- The best possible programming yield is being achieved because the programming algorithms were evaluated and closely scrutinized.
- If approved programmers are used, any fallout can be returned for full credit.
- TI applications engineers are available to interface with programmer manufacturers for you on any programming issues or concerns.

#### HELPFUL HINTS FOR GOOD PROGRAMMABILITY

- Follow accepted standards for ESD protection remember the additional handling requirements in customizing PLDs make them more susceptible to ESD damage.
  - Equipment, personnel and work surfaces should be grounded
  - Air ionization is recommended when handling static sensitive devices outside of protective containers.
- 2) Misaligned contactors and worn sockets can contribute to poor programming yield. Be aware of the manufacturers specification for number of insertions and be sure sockets are replaced frequently to ensure proper contact.
- 3) Ensure you are using the latest update. Most programmer manufacturers offer update and repair services to their users. The cost of the service is typically not much more than the cost of a single update and the manufacturer may update four or more times per year. TI recommends the user subscribe to this service.
  - Revisions could improve yield. TI continuously works with programmer manufacturers on yield improvement.
  - New devices may be supported.
- 4) Programming equipment should be calibrated. Calibration is typically included with the update and repair services previously discussed. TI recommends no less than two calibrations per year.
  - Highest possible yields
  - Avoid device damage
- 5) Verify the correct family pinout codes or device entry codes are being used. It is important to understand that different algorithms may be needed for different speed versions of the same function.
- 6) Use only TI evaluated and approved programming equipment to ensure the highest possible programming yield and quality level.

# **Test Considerations for PLDs**



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represents that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1989, Texas Instruments Incorporated

#### TRADEMARKS

Logic Fingerprint is a trademark of DATA I/O Corporation.

# **Test Considerations for PLDs**

PLD architecture establishes some unique characteristics. Because PLDs do not have the functional needs for address pins as found in a PROM, the array must be addressed for programming through the use of super voltages (10.5 volts). Since the programming and verification circuitry are not the same as the functional circuitry, verification of the array fuses does not ensure total functionality. For this reason, there are two customer yield points to be considered for a PLD, 1) programmability yield, and 2) functionality after programming. TI thoroughly tests PLDs in its factory; however, many users find the need to test after programming to achieve the highest quality levels.

The objective of this report is to provide the PLD user with an insight as to what kind of testing is performed at TI prior to shipment of programmable logic devices, and to assist you in the evaluation of your testing alternatives after programming.

## **DESIGNED-IN FACTORY TESTABILITY**

Texas Instruments has designed testability into its bipolar PLDs through the addition of test input and test product lines. Utilizing the same circuitry as the main array fuses, a test pattern is programmed into the test array fuses which address and program at least one fuse in each input and product line. In addition to verification of the main fuse array, the test lines provide a further programmability checkpoint for each device. These same test lines enable TI to do functional, dc, and ac parametric testing on every packaged device.

Figures 1 and 2 are simplified diagrams of the test circuitry for the TIBPAL16XX series devices. Note that the test lines allow testing of actual input and output circuitry; therefore, all guaranteed specifications can be tested. AC testing through the test circuitry is closely correlated to worst case paths and should eliminate the need for ac testing at the customers incoming inspection.




Figure 1. Additional Input Lines




Figure 2. Additional Product Lines

#### **USER TESTABILITY FEATURES**

In addition to the designed-in testability features used in factory testing, features were also added to simplify user testability. Table 1 lists user testability features offered on TI programmable logic devices and associated software products available to assist the user with testing PLD's.

## Register Pre-Load

This feature allows the user to pre-load the output registers to known states prior to applying data at inputs and/or I/O's and clocking.

Pre-load can be implemented by writing pre-load vectors in more popular logic compilers following logic equations or can be automatically generated by using automatic vector generation software. Most commercial programmers used for functional test support the use of pre-load vectors.

The real advantage of register pre-load is that it allows the user to fully test the more complex codes.

## Power-Up Clear, Set or Reset

Power-up clear, set, or reset enables the user to know the state of the register at power-up. Again, this is a key feature for testability as it allows the user writing test vectors or the automatic vector generation software with a starting point for register intensive designs. Table 1 shows the power-up state of the register and resulting state at the output.

The user can also contribute to the testability of his design by utilizing other features of the PLD.

## **Unused Inputs / Product Lines**

Unused inputs and product lines can be used to implement set, reset, clear, etc... functions to register intensive designs which are often hard to test. Often register designs have unused input pins, as well as product lines available for implementing these functions.

## **Enable on Combinational Outputs**

Combinational outputs have one product line available for implementing the enable/ disable function. The key advantage here can be seen during board testing where devices need to be isolated from each other. By disabling the output of the PLD, the user can force input conditions from the external source to the devices being driven by the PLD.

**Table 1: User Testability Features** 

								GENERATIO RE SUPPOR	
DEVICE FAMILY	SPEED DESIGNATOR	REGISTERED PRELOAD	REGISTERED OUTPUTS	POWER-UP AT REGISTER	POWER-UP AT OUTPUT	ANVIL ATG		A I/O) PLDTEST+	iNt PLDCHECK
TIBPAD16N8	-7	NA	0	NA	NA		1.3	1.0	1.4
TIBPAD18N8	-6	NA	0	NA	NA	-	_	-	
TIBPAL16L8	-7/-10	NA	0	NA	NA	2.23	1.0	1.0	1.4
TIBPAL16R4	-7/-10	YES	4	L	H	2.23	1.0	1.0	1.4
TIBPAL16R6	-7/-10	YES	6	Ĺ	H	2.23	1.0	1.0	1.4
TIBPAL16R8	-7/-10	YES	8	Ĺ	н	2.23	1.0	1.0	1.4
TIBPAL16L8	-12/-15/-25	NA	0	NA	N. A.				
TIBPAL16R4	-12/-15/-25	- NA	4		NA	2.23	1.0	1.0	1.4
TIBPAL16R6	-12/-15/-25	_		H	L	2.23	1.0	1.0	1.4
TIBPAL16R8		_	6	Н	L	2.23	1.0	1.0	1.4
IBPALIONS	-12/-15/-25		8	Н	L	2.23	1.0	1.0	1.4
TIBPAL20L8	-7/-10	NA	0	NA	NA .	2.23	1.0	1.0	1.4
ΓΙΒΡΑL20R4	-7/-10	YES	4	L	н	2.23	1.0	1.0	1.4
TIBPAL20R6	-7/-10	YES	6	L	н	2.23	1.0	1.0	1.4
FIBPAL20R8	-7/-10	YES	8	L	н	2.23	1.0	1.0	1.4
ΓΙΒΡΑL20L8	-15/-25	NA	0	NA	NA	2.23	1.0	1.0	1.4
ΓIBPAL20R4	-15/-25	YES	4	L	H I	2.23	1.0	1.0	1.4
ΓΙΒΡΑL20R6	-15/-25	YES	6	Ĺ	H I	2.23			1.4
TIBPAL20R8	-15/-25	YES	8	Ĺ	H	2.23	1.0 1.0	1.0 1.0	1.4 1.4
					''	2.23	1.0	1.0	1.4
TIBPAL22V10	-/A	YES	10*	L.	H/L	2.23	1.0	1.0	1.4
TIBPAL22V10	-15	YES	10*	L	H/L	2.23	1.0	1.0	1.4
TIBPAL22VP10	-20	YES	10*	L .	H/L	2.23	_	-	1.4
TCPAL16L8	-35/-55	NA	0	NA	NA	2.23	1.0	1.0	1.4
TCPAL16R4	-35/-55	YES	4	NA	NA	2.23	1.0	1.0	1.4
TCPAL16R6	-35/-55	YES	6	NA	NA I	2.23	1.0	1.0	
ICPAL16R8	-35/-55	YES	8	NA	NA I	2.23	1.0	1.0	1.4 1.4
TCPAL22V10Z	-25	YES	10¥		i				
ICI ALZZV IOZ	-25	169	10*		- '	2.23	1.0	1.0	1.4
TEPAL10H16P8	-3/-6	NA	0	NA	NA	2.23	_	_	_
TEPAL10016P8	-3/-6	. NA	0	NA	NA	2.23	_	-	-
1B82S105	В	_	8	н	- н	2.23	_	_	_
TB82S167	В	-	6	н	Н	2.23	_	_	_
IBPSG507	_	_	8*	L ,	н	2.22			
IBPLS506	_	_	8*	Ĺ	H	2.23 2.23	_	_	_
D040	05/ 00/ 57				-			-	_
P610	-25/-30/-35	-	16*	NA	NA	2.23	_	-	_
P910	-30/-35/-40	-,	24*	NA	NA	2.23	_	_	_
P1810	-35/-45	-	48*	NA	NA	-	-	-	-
= USER CONFI IA = NOT APPLI			REPEATED PE						

#### PLD TESTING OPTIONS

#### Fuse Verification / Checksum

Checksum testing verifies array fuses to be intact or blown. Each fuse location is assigned a value of 1, 2, 4, 8, 16, 32, 64, or 128. The checksum is the sum (in hexadecimal) of the values of positions with blown fuses. As previously discussed, checksum testing or fuse verification only tests for the state of the fuse and exercises programming circuitry only. Functional circuitry is not tested.

## **Structured Vector Testing**

Structured vector testing, utilizing the software packages shown in Table 1 or generated manually at design conception, allow the user to apply structured test vectors (see Figure 3) to the device either on device programmers or testers. Figure 4 shows how to implement pre-load into your vector test.

Fault coverage of structured vectors is graded and documented so the user knows how much coverage he has for his design. A fault is simply a potential for device failures. Faults graded include logic faults as well as fuse faults.

Logic Faults - Check affected gates for S-A-0, or stuck low, and S-A-1, or stuck high. Figure 5 Illustrates logic faults. Fuse Faults - Check each fuse for intact or blown

Structured vectors are generic so they can be applied to all manufacturers PLDs of like function (e.g. 16L8, 22V10, etc...). Structured vector testing ensures the functionality of the design, and can be performed right on the device programmer. Structured vector testing should be considered the minimum amount of testing required prior to application.

## Signature Analysis / Logic Fingerprint <sup>™</sup> / Random Vector Test

Signature analysis or fingerprint testing is sometimes seen as an alternative to structured vector testing. The test applies a pre-determined or psuedo-random vector set to the inputs of a "known good" device and memorizes the output responses. Subsequent devices are tested against the master. Potential problems exist with this type of testing.

- Master device could be defective resulting in the acceptance of bad devices and/or rejection of good devices.
- Registered devices may never initialize
- Outputs may never be put in the correct states to ensure correct feedback (only structured vectors ensure correct feedback)
- Oscillating conditions not controlled (structured vectors can void oscillations)
- Different manufacturers use different power-up / pre-load conditions
- Percent of coverage is unknown

The best case could yield an adequate functional test while the worst case may test little or nothing. The problem is there is no way to determine which case you have as grading is not available.




Figure 3. Test Vectors (Standard JEDEC Form)




Figure 4. Pre-Load Implementation - '16R8




Figure 5. Fault Grading

## **DC Parametric Testing**

DC parametric testing includes structured vector or functional testing as described previously plus the testing of critical current/voltage parameters to ensure they meet the specifications prescribed by the TI data book.

The testing of dc parametrics, such as input and I/O leakage currents, output high and low voltages under dc loading, power supply current, etc... will only improve the quality of the PLD going into the application by ensuring that devices which are functional were not damaged due to ESD (electrostatic discharge) or EOS (electrical overstress) during the customization process.

DC parametric testing can not presently be performed on device programmers and therefore requires the use of automatic test equipment (ATE). dc parametric testing coupled with structured vector testing should provide the user an "optimum" test with a "medium" investment.

## **AC Testing**

AC testing ensures that the PLD meets all the speed requirements of the design. A good actest measures propagation delay time through all possible paths and, when coupled with functional and dc parametric testing, provides the ultimate PLD test.

There are two types of ac testing to be considered: functional ac and measurement ac testing. Functional ac testing becomes a popular test method for PLDs. This method applies structured test vectors and sets strobes to ensure transistions occur with proper timing. Functional ac does a good job of simulating the actual design if structured vectors with good coverage are used.

In contrast, measurement ac testing tests and measures all speed parameters utilizing all possible input and output combinations. This type of testing is typically only available from the factory as it requires another level of vector grading and dedicated engineering resources.

AC testing usually requires a large investment by the user in not only hardware, but also in engineering time in the development of extensive test programs, bench to tester correlation, load boards, vector software, etc...

Texas Instruments performs extensive worst case code characterization prior to device release. Each device shipped from TI undergoes ac testing using the device's test rows and test columns. Many users find post programming ac test does not justify the payback in terms of a higher level of quality.

#### WHY TEST AFTER PROGRAMMING?

As previously discussed, verification of the fuse array following programming does not ensure total functionality; therefore, the user must determine what amount of testing is required after programming. The following concerns should be considered.

#### **Programming**

Programming exposes the device to super voltages (up to 10.75 volts) and currents high enough to overstress devices. TI PLDs are designed to withstand these conditions; however, all leakage current parameters should be tested to eliminate the risk of electrical overstress.

An uncalibrated programmer can expose devices to voltages/currents outside specified ranges.

## Handling

In addition to programming, most users designate their custom function which was programmed into the PLD through labeling or marking. The added handling required to program and customize the PLD increases the chances for ESD (electro-static discharge) damage unless strict adherence to ESD protection procedures is observed.

#### **Custom Function**

Ti goes to extreme measures to ensure device functionality and performance; however, each user design is a custom function and should be treated as such during final testing prior to application.

#### **Test vs Rework**

Figure 6 compares the impact of testing on board rework and, consequently, manufacturing cost. This illustration compares no testing vs. functional and dc parametric testing. Using conservative figures for rework cost, the data shows rework cost due to untested PLDs can exceed one dollar per PLD used. A similar analysis of the reader's application may show a cost savings which would result from testing after programming.




Figure 6. Test vs Rework

#### TI PROGRAMMING AND TEST SERVICES

What services are offered by your PLD manufacturer? Texas Instruments provides its customers with a three phase service program which provides for programmed and testet PLDs of the highest quality (see Figure 7) direct from the factory or through TI's authorized distributors.

## **Factory Programmed and Tested PLDs**

TI has the capability to support run rates greater than 1000 parts per code per month with factory programmed and tested PLDs. TI generates structured test vectors and performs 100 % functional, dc parametric, and ac testing on PLDs programmed to your custom logic function. Custom symbolization is also included in the factory programmed PLD flow, thereby delivering ship-to-stock and/or ship-to-WIP product.

## **Silver Star Qualified Programming Centers**

To ensure that out customers can receive quality, reliable PLD programming in their country, TI-Europe is working with the top programming service centers in Europe to qualify their operations. The centers that fulfill the rigid requirements of the Silver Star Programming Qualification Program are given "the Silver Star Seal of Approval". A customer can go to a Silver Star center with confidence, knowing that he will be getting programming quality as good as TI itself could provide.

Table 1 lists the Silver Star Qualified Programming Centers.

## **Endorsed Program and Test Centers**

An extension of TI's factory programmed and tested PLDs are the endorsed program and Test Centers ("Quickturn Center"). Each center has the capability to program, mark, and test PLDs. Production flows are approved to guarantee the user receives devices of ship-to-stock quality. The centers are audited bi-annually to ensure compliance.




Figure 7. TI Programmable Logic Services

## Addresses:

## Table 1. Lists the Silver Star TI-Qualified Programming Centers

#### Denmark

#### Peter Petersen & Co A/S

Tindbieravei 18 DK-8600 Silkeborg Tel.: 45 6 83 62 11

#### Finland

#### **ITT Multipomponent**

Tyopajakatu 5 PL 107 SF 00501 Helsinki Tel.: 358 0 739 100

#### Yleislektroniikka OY

Luomannotko 6 P. O. Box 73 SF 02201 ESPOO 358 0 452 1255

#### **France**

#### **CK Electronique**

Zone D'activite de champ-fleuri Boulevard pre Pommier 38300 Bourgoin-Jallieu Tel.: 74439471

Fax.: 74286911

#### Germany

#### Electronic 2000

Vertriebs AG Stahlgruberring 12 8000 München 82 Tel.: 089/42001-0

#### Elkose GmbH

Bahnhofstraße 44 7141 Möglingen Tel.: 07141/487-0

#### Fortsetzung von Seite 3-73

#### Enatechnik

Alfred Neve Enatechnik GmbH Schillerstraße 14 2085 Quickborn b. Hamburg

Tel.: Sa.-Nr. 04106/612-0

#### iNt GmbH

Bunsenstraße 6 8033 Martinsried Tel.: (089) 8576667

#### Neumüller GmbH

Eschenstraße 2

8028 Taufkirchen/München

Tel.: 089/61208-0

#### Spoerle Electronic

Max-Planck-Straße 1-3 6072 Dreieich 1 Tel.: 06103/304-0

#### Holland

## Koning en Hartman

Elektrotechniek B.V. **Energieweg 1** 2627 AP Delft Tel.: (015) 609906

## Rood Testhouse B.V.

Brugstraat 2 P.O. Box 90 8180 AB Heerde Tel.: (0) 5782-9200

#### Texim Electronics B.V.

Albert Cuyplaan 4 7482 Ja Haaksbergen Tel.: 31-5427-33333

#### Norway

#### **ETS**

Kapermoen 22 3600 Kongsberg Tel.: 03-735100

#### Jakob Hatteland Electronic A/S

N-5578 Nedre Vats Tel.: 473765111

#### **Schweiz**

#### **FABRIMEX AG**

Kirchenweg 5 CH-8032 Zürich Tel.: 01/2512929

#### Sweden

#### AB Gosta Backstrom

Alstromergatan 22 Box 12009 S-102 21 Stockholm Tel.: 46-8-54 1080

## Table 2. Lists the Endorsed Program and Test Centers

#### **SES Electronics GmbH**

Oettinger Straße 6 D-8860 Nördlingen Tel.: (09081) 804-0

General Information	
Data Sheets	
PAL Support	
EPLD Development	Systems
Mechanical Data	

# Contents

	Page
EPLD Development System Summary	4-3
EPLD Design Software Summary	4 1 E
Third Porty Coftwore Tools	4-15
Third-Party Software Tools	4-23

# **EPLD Development System Summary**

Part Number: EP-APLUS



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represents that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1989, Texas Instruments Incorporated
All Rights reserved

Copyright © 1989, Altera Corporation All Rights reserved

#### TRADEMARKS

A+PLUS, LogicMap, LogiCaps, MacroMunching, SALSA, and ASAP are trademarks of Altera Corporation.

IBM, XT, AT, and PC-DOS are trademarks of International Business Machines, Inc.

MS-DOS is a trademark of Microsoft Corporation.

# **EPLD Development System Summary**

## **FEATURES:**

- ☐ Complete Design Solution for TI EPLDs
  - Development Software
  - Programming Hardware
  - Device Samples
- ☐ Supports Multiple Design Entry methods
  - Schematic Capture Entry
  - Netlist Entry
  - Boolean Equation Entry
  - State Machine Entry
- □ Device Fitter Optimizes Device Resources
- ☐ Support for User-Defined MacroFunctions
- Automatic Pin Assignments

## **GENERAL DESCRIPTION:**

The Texas Instruments (TI) Erasable Programmable Logic Device (EPLD) Development System is a consolidated Computer Assisted Engineering (CAE) tool that transforms a logic design into a programmed device. The development system supports a variety of input formats that can be used individually or combined together to meet the needs of a particular design task. The system includes design entry, design processing, functional simulation and device programming.

The A+PLUS <sup>™</sup> software, which is at the heart of this system, includes a design processor which transforms the input format to optimized code used to program the targeted EPLD. The design processor implements logic minimization, automatic EPLD part selection, architecture optimizations and design fitting. The system also includes LogicMap <sup>™</sup> software for device programming.




Figure 1. The TI EPLD Development System

## **FUNCTIONAL DESCRIPTION:**

As can be seen in the detailed block diagram of the TI EPLD Development System, in Figure 2, the A+PLUS software accepts four different design entry formats: Schematic Capture, Netlist, Boolean Equations, or State Machine input. The designer is not restricted to just one design entry format but has the freedom to "mix and match" different formats to best meet the needs of the overall logic design.

The design entry format is converted to an A+PLUS Design File (ADF) which is the common entry format for the A+PLUS software. The ADF is then submitted to the A+PLUS Design Processor (ADP). The ADP is composed of a set of modules integrated together that produce an industry standard JEDEC code used to program the EPLD.

The ADP also produces documentation showing minimized logic and EPLD utilization. Once the JEDEC file is produced, the user may functionally simulate the design. Finally the user can program the chosen EPLD with the LogicMap programming software and the hardware provided with this system. Ti qualified third party programmers can also be used for production volume programming.

## **Schematic Capture**

Logic Designs may be entered from schematic drawings by using the LogiCaps ™ or other schematic capture packages. Schematic capture design entry allows the user to quickly construct a wide range of logic circuits. Designs entered with this method use library primitives in the form of low level functions (input, basic gates, flip-flops, I/O primitives) to high level TTL MacroFunctions. LogiCaps is mouse driven and supports hard copy printouts and plots. As required the schematic representation is converted to an ADF file and processed by the A+PLUS Design Processor.

LogiCaps is a high performance schematic capture package that has been optimized for entering designs destined for TI EPLDs. It is the primary design entry platform for any member of the TI EPLD family. When used in conjunction with TTL and user defined MacroFunction libraries, LogiCaps becomes the essential tool for the design of high density EPLDs.

The TI design library is a collection of high level MSI building blocks which allow the LogiCaps user to enter designs in a "block manner". An initial primitive symbol library contains basic gates, flip-flops and I/O symbols as well as the most commonly used TTL SSI and MSI functions. Other design libraries include an extensive TTL 7400 series symbol library, and user-defined libraries. In addition each library also contains logic functions not available in standard TTL or CMOS devices. Examples include counters implemented with toggle flip-flops, combination up/down counter with left/right shift register, and inhibit gates.

## **Netlist Entry**

The A+PLUS software directly supports netlist entry from third party schematic capture packages via the the A+PLUS Design File (ADF). Using a standard text editor, a netlist which describes the circuit is created by using a simple, high–level, design language.

The netlist may contain basic gates, I/O architectures, boolean equations, and TTL MacroFunction descriptions. In addition, user defined comments and white space may be freely used throughout the ADF file. The completed file is then submitted to the design processor. This entry method also permits circuit designers to utilize netlist outputs (e.g from workstations or other schematic capture packages) that have been translated into ADF format.

## **Boolean Equations**

The A + PLUS Design Processor compiles Boolean equation designs that are written in a simple design language. The source for the design may be created with any convenient text editor. The language supports free-form entry of all syntactical elements. Boolean equations need not be entered in sum-of-products form since the design processor will expand equations automatically. The multi-pass design processor/compiler has the ability to support intermediate equations. This feature allows for significant reduction in the size of the Boolean equation source code and allows the designer to define the logic in the most natural conceptual manner.

#### **State Machine**

Designs that are easily represented with state diagrams may be entered via the state machine approach. This method uses a high level language featuring IF-THEN con-

structs, Case statements and truth tables. This design entry supports both Mealy and Moore state machines. Outputs of the state machine may be defined conditionally or unconditionally allowing flexible output structures that can be merged with other portions of the design. In addition, multiple state machines may be linked within the same design. Boolean equations can also be employed, thus offering the definition of high level intermediate logic expression. The software will also select the optimum flip-flops for the particular design.

## **DESIGN PROCESSING**

The A+PLUS Design Processor (ADP) consists of a series of modules that translate design information from a variety of input sources into a JEDEC Standard File used to program the EPLD. This process is automatic and requires little or no assistance from the circuit designer.

## Design Flattening

The design processor accepts design files from one or more of the design entry methods already described. Once the design has been submitted, the first function of the ADP is to "flatten" the design from high–level MacroFunctions to low level gate primitives. In order for designs to be flattened, information from the MacroFunction Behavioral Library is transferred to the design flattener, which in turn decomposes all MacroFunctions to their primitive gate equivalents.

## MacroMunching™ And Default Modes

Once the design is flattened, the design processor analyzes the complete logic circuit and removes unused gates and flip-flops from any MacroFunction utilized. This "MacroMuncher" allows the logic designer to freely use the high-level building blocks from the MacroFunction Symbol Libraries without the headaches of optimizing their use.

When MacroFunctions with unconnected inputs are detected, the design processor assigns "intelligent" default values. In general, active—high inputs default to ground (GND) and active—low inputs default to the supply voltage ( $V_{\rm CC}$ ) when left unconnected. This default mode is activated simply by leaving unused inputs without connections, thus eliminating "busy work" and enhancing productivity.

Once the design has been flattened or "munched", and all default values have been assigned, a secondary design file, (SDF file) is produced for further processing.

## Translation/Minimization

The Translator takes the SDF file and checks for logic completeness and consistency. For example, the Translator validates that no two logic function outputs are shorted and that all logic nodes have an origin. In the event that the designer has chosen an EPLD name of "AUTO", the Translator will automatically select the appropriate EPLD based on the logic requirements of the design.

Logic minimization of designs is provided by the Minimizer module. Minimization phases include Boolean minimization with a SALSA  $^{\text{TM}}$  (Speedy A + PLUS Logic Simplifying Algorithm) that yields superior results to other heuristic reduction techniques. DeMorgan's theorem inversion can be applied automatically to equations. The processor contains algorithms based on artificial intelligence techniques to select can

didate equations that will best be represented by a complemented AND/OR function. This feature significantly reduces product-term demands that can be generated by complex logic functions. For TI EPLDs with selectable flip-flop, the Minimizer checks which type of flip-flops yields a more efficient solution and converts architecture if necessary. The minimized logic can then be passed to the Analyzer module which converts the file into human-readable format allowing the designer to examine the minimized logic.

## **Design Fitting**

The fully minimized design is now transferred to the Fitter. This fitting routine relies on algorithms based on artificial intelligence software techniques in order to fit the logic requirements of the design into the specified EPLD providing full pin assignments automatically.

The Fitter module matches the requests of the design with the resources of the EPLD. The Fitter process encompasses all EPLD architectural attributes such as variable product term distribution, programmable flip-flops, local and global busses and I/O requirements. If the designer specifies a pin assignment, the Fitter matches the request. If no pin assignments are made, the Fitter finds an optimized fit for the design. The Fitter produces a Utilization Report that shows which of the EPLD's resources were used up by the design and how. Finally, the Assembler module converts the fitted requests into an image for the part in a JEDEC Standard File.





Figure 2. The TI EPLD Development System



## **Design Simulation**

Once the design has been fitted to the specified EPLD and a JEDEC file has been produced, the A+PLUS functional simulator allows the designer to test the logical operation of the design. This software package requires the use of any general purpose text editor and is completely compatible with the A+PLUS Development System. As a result, users may now enter designs on the EPLD Development System, have them automatically fitted and optimized, then perform logic simulation without needing to commit a device to hardware.

A complete set of simulation commands allows the user to check critical logic within a design in a succinct and straightforward manner. Users can specify commands to occur at particular events such as during a given circuit condition or at an absolute simulation timestep. Nodes may be forced to a chosen logic state to verify proper circuit behavior from any initial condition. The input waveforms from the VECTOR file containing logic values that are to be applied to the inputs, can be superseded by another pattern at any point in time.

For debugging purposes simulation breakpoints can be set to halt execution when a specified event occurs. This "break" command provides designers the ability to detect illegal states. Once a break condition is met, a command sub-list is activated to provide status information or to enter into a separate procedure. For example, a breakpoint might signal an illegal state, display the current output waveform on the screen, enter a legal state and continue with the simulation.

## Device Programming – With LogicMap II

LogicMap II is the interface software that programs EPLDs from JEDEC files created by the A+PLUS Design Processor. The program uses the A+PLUS Super Adaptive Programming algorithm (ASAP  $^{\rm TM}$ ) which significantly reduces device programming times. LogicMap II fully calibrates the programming environment and checks out the programming hardware when initiated. In addition the program allows the designer to review the JEDEC object code generated by the Processor in a structured manner. The program is fully menu driven and provides views of the device object code through a series of hierarchical windows. This feature permits low–level observation and editing of the design, viewed from a perspective similar to that of the logic diagram of the device in the data sheet. Individual EPROM bits may be examined or changed if desired, however this mode of editing is not recommended.

## Hardware - Logic Programmer

LogicMap software is used to drive the programming hardware comprised of a software–configured programming card that occupies a single slot in the computer. Programming signals are transmitted to an external programming unit via a 30 inch ribbon cable and connector. The programming unit contains zero–insertion–force sockets for easy device insertion. All programing waveforms and voltages are derived by the programming card so that no additional power sources are necessary. A programming indicator lamp on the programming unit is illuminated when the unit is active.

For ordering information about Texas Instruments EPLD Development System contact your TI field sales representative, local authorized distributor, or call the customer response center at 1–800–232–3200. For applications questions contact the Programmable Logic Applications Group at (214) 997–5666.

## RECOMMENDED COMPUTER CONFIGURATION

- IBM™ XT™ or AT™ Personal Computer, or Compatible, with:
  - Either Monochrome, CGA, EGA with extended memory or Hercules
  - 640 K bytes of main memory (RAM)
  - 20 M Byte Hard Disk Drive and Floppy-Disk Drive
  - MS-DOS™ or PC-DOS™ versions 3.2 or later releases
  - Full-Card slot for programming Card
  - Serial 3-Button Mouse

#### **DEVELOPMENT SYSTEM CONTENTS**

■ EPLD Device Samples EP610DC FP910DC EP1810JC

TI Part Number: EP-APLUS	
Software:  - A+PLUS programs and support files - LogiCaps Schematic Capture Program - 7400 Series TTL MacroFunction Library - State Machine Entry Program - Functional Simulation Program	
Documentation:  - A + PLUS Reference Manual and User - LogiCaps Manual - MacroFunction Reference Manual - Functional Simulation User Guide - State Machine Entry User Guide	Guide
Software Warranty: - 12 Month Extended Software Warranty	and Update Service
Hardware:  - Software Controlled Programmer Interface - EPLD Master Programming Unit - EPLD Device Adapters - EP610 DIP adapter - EP610 J-Lead adapter - EP910 DIP adapter	(PLED600/610) (PLEJ600/610) (PLED900/910)
EP910 J-Lead adapter EP1810 J-Lead adapter	(PLEJ900/910) (PLEJ1800/1810)

All contents are packaged in a box measuring 18.5 " X 15.5 " X 10.5 ".

# **EPLD Design Software Summary**

Part Number: EP-APLUS-S/W



#### IMPORTANT NOTICE

Texas Instruments (Ti) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represents that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1989, Texas Instruments Incorporated

#### **TRADEMARKS**

LogiCaps is a registered trademark of Altera Corporation.

A+PLUS is a trademark of Altera Corporation.

IBM and PC-DOS are trademarks of International Business Machines Inc.

MS-DOS is a trademark of Microsoft Corporation.

## **EPLD Design Software Summary**

only package of the TI EPLD Development System, the As the software EP-APLUS-S/W extends the TI EPLD Development System to additional satellite design stations without the expense of additional programming hardware. It also fills the needs of design engineers with third party programming hardware already installed.

Designs are entered and processed through the A+PLUS™ Design Processor. The resulting JEDEC file is then transferred to a development system that contains programming hardware or to a third party programmer where the design is physically mapped (programmed) into the device.

#### Features:

- ☐ Complete CAD software
  - Offers ease of designing with TI EPLDs
  - Consists of the following pieces:
  - LogiCaps® Schematic Capture Software
  - MacroFunction Library
  - A+PLUS, Assembly Software

- Software Designed to run on IBM-XT™ or AT™ compatible PC with following configuration
  - Monochrome, CGA, EGA with extended memory or Hercules Display
  - 640K bytes of system memory (RAM)
  - 20M bytes hard drive and floppy drive
  - MS-DOS<sup>™</sup> or PC-DOS<sup>™</sup> Versions 3.2 or later releases
  - Serial 3-Button Mouse

## LogiCaps Schematic Capture Software

#### Contents:

LogiCaps Schematic Capture Diskettes Printer/Plotter Interface Standard Symbol Library LogiCaps Manual

#### Features:

Graphical Entry of Logic Schematics		Directly Interfaces with the A+PLUS software system
Easy Mouse, Key and Menu Commands	3	
Extensive on-line documentation		Dual window display capability
Orthogonal Rubberbanding of lines		Multiple ZOOM levels
Area Editing, Save and Load		Tag and Drag editing
User definable functions (MACROs)		Draw schematics up to 90"x90"
Schematic plotting with HP7475,7580 and 7585 plotters		Standard Symbol Lbrary contains 30 MacroFunctions and over 80 MacroPrimitives

## **Description:**

LogiCaps is a fast and powerful schematic entry tool for capturing designs destined for TI EPLDs. Schematic diagrams are drawn on the screen of a PC using a mouse; then, with a single command, a netlist file is generated ready for logic synthesis and eventual generation of a JEDEC file to be programmed into silicon. LogiCaps complements the A+PLUS software to form a complete interactive EPLD development system.

An engineer could start with a blank "sheet" on a PC, then in minutes transform a circuit idea into a working, user configured integrated circuit.

The most frequently used functions – drawing and connecting lines, moving and copying objects, and just getting around in the drawing – are done by simple mouse motion or pressing a mouse button. Functions used less often are executed by pressing a single key, while those functions rarely used or requiring more data are selected from a nested command menu system. No command requires more than three key presses to execute, unless a file name or some other text is needed.

## **MacroFunction Library**

#### Contents:

TTL MacroFunction Lbrary Diskettes ADLIB (A + PLUS Design Librarian) Diskettes TTL MacroFunction User Manual ADLIB manual

#### Features:

100 + Different MacroFunctions	٦	Used with LogiCaps Schematic Entry
Allows High Level Design Entry		MacroMunching of unused Gates
User Definable Symbols and MacroFunctions with ADLIB	_	

#### **Description:**

The MacroFunctions facilitate easy designing and incresed productivity. They are high level building blocks that allow the user to design at TTL level. This ability aids a first time user since the TTL functions will already be familiar. The experienced EPLD user will also benefit by being able to increase design productivity with the use of MSI function blocks.

Most MacroFunctions are commonly used 7400 series SSI and MSI TTL parts. A few particular ones have been developed specifically to suit logic designs with the TI EPLD architecture. These have been designed by EPLD design experts and contain inner logic behavior to maximize EPLD speed and utilization.

These MacroFunctions are very versatile and can be used together with user designed MacroFunctions and/or low level logic primitives depending on the logic needed. The inputs and outputs of the EPLD to be programmed are specified with A+PLUS I/O design primitives.

## A + PLUS Assembly Software

#### Contents:

A+PLUS Diskettes
ADP, A+PLUS Design Processor, Diskettes
FSIM, Functional Simulator, Diskettes
SMV, State Machine Converter, Diskettes
Install Diskettes
A+PLUS Reference Guide
A+PLUS User Guide, includes
FSIM and SMV Manuals

## Features: A+PLUS, PLSME (SMV)

	ine	A+PLOS programs and support files	ma	ake the following possible;	
		Boolean Equation Entry and Netlist Entry of Logic Designs		Interactive Netlist Design Entry	
		MacroFunction Design Capability		Design Flattening & Logic Minimization for complete Optimization of EPLD designs	
		Automatic Pin Assignment and part selection			
The SMV program is the means whereby programmable logic state machine designs are entered (PLSME - Programmable Logic State Machine Entry incorporates SMV) in addition the following benefits are possible;					
		Multiple State Definition allowed in one file		Truth Table Option allows the Specification of Random Logic From functional definition	
		Standard Format Allows Design to be Merged with Other State Machines, Schematic Entry, Boolean Equations, or Netlist Entry within a Single EPLD		Sophisticated minimization algorithms in A+PLUS Perform automatic reduction to improve device utilization	
		Human readable format eases the maintenance of complex designs		Outputs of State Machines can be	
	٦	Truth Table Option allows the Specification of Random Logic From functional definition		either conditionally or unconditionally defined	

## Description - A+PLUS, PLSME (SMV)

The PLSME and the A+PLUS development software automatically transform high level state machine descriptions into device programming files. PLSME provides a state machine entry option in addition to the traditional entry methods (LogiCaps Schematic Capture, Boolean Equations) currently available to A+PLUS. Design information is entered using any standard text editor. It is then processed by the state machine converter to a standard A+PLUS Design File (ADF). This common intermediate format allows the linking of multiple state machines, schematic, Boolean, or netlist entered design files.

#### Features: FSIM Output formats include state table ☐ Simulation of BUS Structures or graphic waveforms for on-screen display or hard Interactive Debugging ability with copy printout Break, Force, Save and Restore Commands ☐ Ability to access buried nodes within the design ☐ Functional Simulation for TI's Entire Family of EPLDs □ Back-end integration with Easy Definition of Inputs using A + PLUS Environment using JEDEC File for Simulation State Table, Vector Patterns or

## Description - FSIM

Predefined Patterns

FSIM, the A+PLUS Functional Simulator, provides a convenient and easy-to-use tool for testing the logical operation of any EPLD design. This software require the use of any general purpose text editor and is completely compatible with the A+PLUS development system. Consequently users may now enter designs, have them automatically fitted and optimized, then perform logic simulation without needing to commit a device to hardware.

A complete set of simulation commands allows the user to check critical logic within a design in a succinct and straightfoward manner. Users can specify commands to occur at particular events, such as during a given circuit condition or at an absolute simulation timestep. Nodes may be forced to a chosen logic state to verify proper circuit behavior from any initial condition. The input waveforms from the VECTOR file can be superseded by another pattern at any point in time.

For debugging purposes simulation breakpoints can be set to halt execution when a specified event occurs. This "break" command provides designers with the ability to detect illegal states. Once a break condition is met a command sub-list is activated to provide status information or to enter into a separate procedure. For example, a breakpoint might signal an illegal state, display the current output waveform on the screen, enter a legal state and continue with the simulation.

# Third-Party Software Tools

Available for Designs with EPLDs



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. Tl advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represents that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1989, Texas Instruments Incorporated

#### **TRADEMARKS**

DATA I/O and PLDtest are registered trademark of DATA I/O Corporation.

FutureNet is a registered trademark of FutureNet, a DATA I/O Corporation.

Viewlogic is a registered trademark of Viewlogic Systems, Inc.

Verilog is a registered trademark of Gateway Design Automation Corp.

LogiCaps and A+PLUS are trademarks of Altera Corporation.

Dash4 is a trademark of FutureNet, a DATA I/O Corporation.

OrCAD/SDT and SDT III are trademarks of OrCAD Systems Corporation.

ATG is a trademark of Anvil Software.

ABEL is a trademark of DATA I/O Corporation.

CUPL is a trademark of LOGICAL DEVICES, INC.

PLDesigner is a trademark of MINC INCORPORATED.

QuickSim, PLD Synthesis, NETED, and Mentor Graphics are trademarks of Mentor Graphics Corporation

DLS2 is a trademark of Daisy Systems Corp.

ValidSim is a trademark of Vaild Logic Systems Inc.



# Third-Party Software Development Tool Available for Designs with EPLDs

# THIRD-PARTY SOFTWARE DEVELOPMENT TOOLS AVAILABLE FOR DESIGNS WITH EPLDs FROM TEXAS INSTRUMENTS

The third-party support tools listed below appear to meet the specifications published by their manufacturers. Texas Instruments does not accept any responsibility for the suitability or accuracy of these products for use with TI EPLDs. Similar TI products are listed for completeness.

#### **Schematic Capture Software**

VENDOR	PRODUCT	DEVICES SUPPORTED				
Texas		TI - EP330, 610, 630, 910, and EP1810				
Instruments	LogiCaps™	ALTERA - EP310, 320, 330, 512,				
		600, 610, 630, 900, 910, 1210, 1800, 1810, and EPB1400				
DATA I/O ®-	DASH4™	EP310, 320, 600, 610, 900, 910,				
FutureNet®		1210, 1800, and EP1810				
OrCAD	SDT III™	EP310, 320, 600, 610, 900, 910,				
		1210, 1800, and EP1810				
Viewlogic®	Altera ASIC Design Kit	EP310, 320, 600, 610, 900, 910, 1210, 1800, and EP1810				
Mentor Graphics ™	PLD Synthesis ™	EP310, 320, 600, 610, 900, 910,				
·	-	1210, 1800, and EP1810				
MINC	PLDesigner™	EP310, 320, 600, 610, 900, 910,				
		1210, 1800, and EP1810				

#### DATA I/O - FutureNet

DATA I/O – FutureNet's DASH 4.1 Schematic Capture package can be used to capture the circuit logic of a design. The output of this package is a standard PLD file.

Phone (800) 247-5700 - For more information

#### OrCAD Netlist Interface to A + PLUS:

OrCAD Systems, a manufacturer and vendor of schematic capture software, has developed a netlist interface to A+PLUS  $^{\text{\tiny{TM}}}$  as part of their schematic capture software, the OrCAD/SDT  $^{\text{\tiny{TM}}}$ . The interface translates designs generated with OrCAD's SDT editor into a netlist format which is then translated into an ADF file to be processed by A+PLUS.

Support for TI's logic symbol and MacroFunction libraries is also available with this interface. Existing OrCAD customers with valid software warranty agreements, will receive the interface as part of a general product update. New OrCAD customers will receive the interface when they purchase the OrCAD/SDT package. It is an integral part of the package.

With this interface capability, designs done in the OrCAD/SDT schematic capture environment can now be processed by A+PLUS. For more information on availability of this interface, OrCAD/SDT upgrade and related issues, please contact;

Phone (503) 640-9488 - For more information

### Viewlogic Altera ASIC Design Kit

Viewlogic has developed a product called *The Altera ASIC Design Kit* which supports the TI EPLD product family. The kit provides EPLD library primitives and macro's for schematic capture and functional simulation of TI EPLD Designs. An ADF netlist is produced and can be downloaded to the A + PLUS system for design processing and device programming.

Phone (800) 480-0881 - For more information

### **Mentor Graphics**

Mentor Graphics' PLD Synthesis tool offers the capability of using their NETED™ Schematic Capture package to capture the TI EPLD Design. After capture you may specify the TI EPLD as the target device for programming. The software is fully integrated into the mentor Graphic Design enviorment.

Phone (503) 626-7000 - For more information

#### MINC Inc.

A number of Schematic Editors may be used to capture a TI EPLD Design for development using MINC's PLDesigner. OrCAD, Mentor, Intergraph, Teradyne, and Cadnetix editor's are all supported. Additional language and waveform entry options are included. MINC's software operates on Apollo, Sun, NEC9801, PC and PC-compatable platforms.

Phone (719) 590-1155 - For more information

## **ALTERNATIVE DESIGN SOFTWARE FOR TI EPLDs:**

While it is highly recommended that EPLD designs be processed by the TI EPLD Development System, there are logic design software packages on the market that can process TI EPLD designs.

The following is a short list of alternative design software packages.

Software	Version	Devices Supported	Vendor
ABEL™	3.1	EP610, EP910, EP1810	DATA I/O
CUPL™	3.0	EP610, EP910, EP1810	LOGICAL DEVICES
PLDesigner	1.6	EP610, EP910, EP1810	MINC

### **TEST VECTOR GENERATION AND FAULT GRADING**

The following software packages allow design simulation to be performed by generating test vectors to act as stimuli to the inputs of the design and compare subsequent output responses with expected response according to the particular design. The programmer load file, in the JEDEC format, is the required input or source file for the generation of such vectors.

VENDOR	PRODUCT	REVISION	DEVICES SUPPORTED		
Anvil	ATG ™	2.23 and UP	EP310, 320, 600, 610,		
			900, 910, and EP1210		
DATA I/O	PLDtest®	1.3 and UP	EP310, 320, 600, 610,		
			900, and EP910		

### **BOARD LEVEL SIMULATION**

EPLD models developed by Logic Automation Inc. (LAI), enable the designer to do board level simulation of the entire design, including the individual EPLDs. Such simulation tasks can only be accomplished using workstations as platforms. The various workstation platforms capable of simulating with LAI EPLD models are shown below.

VENDOR	PLATFORM	DEVICES SUPPORTED
	MENTOR - QuickSim™	
Logic	DAISY - DLS2 TM	EP310, 320, 600, 610,
Automation	VALID - ValidSim™	910, 1800, and 1810
	GATEWAY - Verilog®	

# General-Purpose EPLD Behavioral Simulation Models from Logic Automation Inc. (LAI):

Most designers have design verification requirements that involve simulation of a complete system. However existing EPLD design verification tools like PLFSIM (used with A+PLUS), can only simulate the logic integrated into the EPLD, and not the entire system design. Typically these overall system simulation requirements are met using tools available at the workstation level, such as simulation tools offered by Mentor, Daisy and Valid.

In order to accurately represent logic and timing information integrated into an EPLD, a model must be constructed in the appropriate simulation format. Logic Automation Inc., based in Portland, Oregon, has a contract with Texas Instruments to construct models of nearly every TI Programmable Logic Device, including the current line of EPLDs. LAI has been provided with specific architectural information for the EP610, EP910, and EP1810 general-purpose EPLDs which includes macrocell configuration and all ac timing parameters.

LAI has constructed behavioral simulation models, based on the detailed information supplied, for the Mentor, Valid, Daisy and Gateway simulators.

For more information on system simulation involving the TI EPLDs, please contact:

LAI, Applications Dept 19545 N.W. Von Neumann Drive P.O. Box 310 Beaverton, Oregon 97075

Tel: (503) 690-6900

These are some of the Third-Parties who support TI EPLD Design Development in some way. While the TI A + PLUS System is recommended, this extensive additional support offers you, the designer, choices. These choices can make integration of TI EPLDs into your Design Environment easier. Call the TI Hot line or the local Third-Party vendor if you have questions regarding Third-Party support tools.

TI Hotline: Phone (214) 997-5666


TI Bulletin Board: Phone (214) 997-5665

General Inforn	nation	100 F 100 P	
Data Sheets			2
PAL Support			
EPLD Develop	ment Sy	stems	4
Machanical D	oto		

#### FK020 and FK028 ceramic chip carrier packages

Each of these hermetically sealed chip carrier packages has a three-layer ceramic base with a metal lid and braze seal. The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. Terminals require no additional cleaning or processing when used in soldered assembly.


FK package terminal assignments conform to JEDEC Standards 1 and 2.





### FN020, FN028, FN044, FN068, and FN084 plastic chip carrier packages

Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. All dimensions conform to JEDEC Specification MO-047AA/AF. Dimensions and tolerancing are per ANSI Y14.5M—1982.

- B. Dimensions D<sub>1</sub> and E<sub>1</sub> do not include mold flash protrusion. Protrusion shall not exceed 0,25 (0.010) on any side.
- C. Datums D-E and F-G for center leads are determined at datum -H-
- D. Datum -H- is located at top of leads where they exit plastic body
- E. Location to datums -A— and -B— to be determined at datum -H—
- F. Determined at seating plane -C-



# FN020, FN028, FN044, FN068, and FN084 plastic chip carrier packages (continued)

JEDEC	NO. OF	Α		A <sub>1</sub>		D, E		D <sub>1</sub> , E <sub>1</sub>		D <sub>2</sub> , E <sub>2</sub> (See Note F)		D <sub>3</sub> , E <sub>3</sub> BASIC
OUTLINE	PINS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		4,19	4,57	2,29	3,05	9,78	10,03	8,89	9,04	7,37	8,38	5,08 (0.200)
MO-047AA	20	(0.165)	(0.180)	(0.090)	(0.120)	(0.385)	(0.395)	(0.350)	(0.356)	(0.290)	(0.330)	0,00 (0.200)
		4,19	4,57	2,29	3,05	12,32	12,57	11,43	11,58	9,91	10,92	7,62 (0.300)
MO-047AB	28	(0.165)	(0.180)	(0.090)	(0.120)	(0.485)	(0.495)	(0.450)	(0.456)	(0.390)	(0.430)	
	44	4,19	4,57	2,29	3,05	17,40	17,65	16,51	16,66	14,99	16,00	12,70 (0.500)
MO-047AC		(0.165)	(0.180)	(0.090)	(0.120)	(0.685)	(0.695)	(0.650)	(0.656)	(0.590)	(0.630)	12,70 (0.300)
MO-047AD	52	4,19	5,08	2,29	3,30	19,94	20,19	19,05	19,20	17,53	18,54	15,24 (0.600)
		(0.165)	(0.200)	(0.090)	(0.130)	(0.785)	(0.795)	(0.750)	(0.756)	(0.690)	(0.730)	
MO-047AE	68	4,19	5,08	2,29	3,30	25,02	25,27	24,13	24,33	22,61	23,62	20,32 (0.800)
		(0.165)	(0.200)	(0.090)	(0.130)	(0.985)	(0.995)	(0.950)	(0.958)	(0.890)	(0.930)	20,32 (0.800)
	84	4,19	5,08	2,29	3,30	30,10	30,35	29,21	29,41	27,69	28,70	25,40 (1.000)
MO-047AF		(0.165)	(0.200)	(0.090)	(0.130)	(1.185)	(1.195)	(1.150)	(1.158)	(1.090)	(1.130)	25,40 (1.000)


NOTES: A. All dimensions conform to JEDEC Specification MO-047AA/AF Dimensions and tolerancing are per ANSI Y14.5M—1982.

F. Determined at seating plane -C



#### J020 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Solder-coated leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. The window is present only on UV-eraseable products.



#### JT024 and JT028 ceramic dual-in-line packages

Each of these hermetically sealed dual-in-line packages consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. These packages are intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Solder-coated leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. The window is present only on UV-eraseable products.



#### NO20 plastic dual-in-line package


This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. When solder-coated leads are specified, coated area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

### NO28 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. When solder-coated leads are specified, coated area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

### NT024 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. When solder-coated leads are specified, coated area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



#### W020 ceramic flat package


This hermetically sealed flat package consists of an electrically nonconductive ceramic base and cap and a lead frame. Hermetic sealing is accomplished with glass. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material condition.
  - B. This dimension determines a zone within which all body and lead irregularities lie.
  - C. Index point is provided on cap for terminal identification only.

#### W024 ceramic flat package

This hermetically sealed flat package consists of an electrically nonconductive ceramic base and cap and a lead frame. Hermetic sealing is accomplished with glass. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Leads are within 0,13 (0.005) radius of true position (T.P.) at maximum material condition.

- B. This dimension determines a zone within which all body and lead irregularities lie.
- C. Index point is provided on cap for terminal identification only.



# **TI Sales Offices**

BELGIQUE/BELGIË S.A. Texas Instruments Belgium N.V. 11, Avenue Jules Bordetlaan 11, 1140 Bruxelles/Brussel Tel.: (02) 2 42 30 80 Telex: 61161 TEXBEL

Texas Instruments A/S Marielundvej 46E 2730 Herley Tel.: 02 91 74 00

Telefax: 02 91 84 00 Telex: 35123 TEXIN DEUTSCHLAND

Texas Instruments Deutschland GmbH Haggertystr. 1 8050 Freising Tel.: 08161/80-0 od. Nbst. Telex: 526529 texin d Btx \*280505 #

Kurfürstendamm 195-196 1000 Berlin 15 Tel.: 0 30/8 82 73 65 Telex: 526529 texin d

Düsseldorfer Straße 40 6236 Eschborn 1 Tel.: 061 96/80 70 Telex: 526529 texin d

III. Hagen 43/Kibbelstraße 19 4300 Essen 1 Tel.: 02 01/24 25-0 Telex: 5 26 529 texin d

Kirchhorster Straße 2 3000 Hannover 51 Tel.: 05 11/64 68-0 Telex: 526529 texin d

Maybachstraße II 7302 Ostfildern 2 (Nellingen) Tel.: 07 11/3403-0 Telex: 5 26 529 texin d

Texas Instruments Ireland Ltd 7/8 Harcourt Street Dublin 2 Tel.: (01) 78 16 77 Telex: 32 626

Texas Instruments España S.A. C/José Lázaro Galdiano No. 6 28036 Madrid Tel.: (1) 458 1458 Telex: 23634 Fax: (1) 457 94 04

C/Diputacion, 279-3-5 08007 Barcelona Tel.: (3) 3 17 91 80 Telex: 50436 Fax: (3) 301 84 61

FRANCE Texas Instruments France 8-10 Avenue Morane Saulnier - B.P. 67 78141 Vélizy Villacoublay cedex Tel.: Standard: (1) 3070 1003 Service Technique: (1) 30 70 11 33 Telex: 698707 F

Texas Instruments Holland B.V. Hogehilweg 19 · Postbus 12995 1100 AZ Amsterdam-Zuidoost Tel.: (020) 5 60 29 11 Telex: 12 196

ITALIA Texas Instruments Italia S.p.A. Divisione Semiconduttori Viale Europa, 40 Viale Europa, 40 20093 Cologno Monzese (Milano) Tel.: (02) 253 00 1 Telex: 332633 MITEX I Via Castello della Magliana, 38

00148 Roma Tel.: (06) 5 22 26 51 Telex: 6 10 587 ROTEX I Telefax: 5 22 04 47

Via Amendola, 17 40100 Bologna Tel.: (051) 554004

NORGE Texas Instruments Norge A/S Refstad (Sinsenveien 53)

0585 Oslo 5 Tel.: (02) 15 50 90

ÖSTERREICH Texas Instruments Ges.m.b.H. Hietzinger Kai 101-105 A-1130 - Wien Tel.: 02 22/91 00-0 Telex: 136 796

PORTUGAL Texas Instruments Equipamento Electronico (Portugal) LDA. R. Eng. Frederico Ulrich, 2650 Moreira Da Maia 4470 Maia Tel.: (2) 9 48 10 03 Telex: 2 24 85

SCHWEIZ/SUISSE Texas Instruments Switzerland AG Riedstraße 6 CH-8953 Dietikon Tel.: (01) 7 40 22 20

SUOMI FINLAND Texas Instruments OY Ahertajantie 3 P.O.Box 81, 0201 Espoo Tel.: (90) 0-461-422 Telex: 121457

Telex: 825 260 TEXIN

SVERIGE Texas Instruments International Trade Corporation (Sverigefilialen) Box 30 S-16493 Stockholm Visit address: Isafjordsgatan 7, Kista Tel.: (08) 7525800 Telefax: (08) 7519715 Telex: 10377 SVENTEXS

UNITED KINGDOM Texas Instruments Ltd. Manton Lane, Bedford, England, MK41 7PA Tel.: (02 34) 27 01 11 Telex: 82178

Technical Enquiry Service Tel.: (02 34) 22 30 00



# TI Regional **Technology Centres**

DEUTSCHLAND Texas Instruments Deutschland GmbH Haggertystr. 1 8050 Freising Tel.: (08161) 804043

Frankfurt/Main Düsseldorfer Straße 40 6236 Eschborn Tel.: (06196) 807418

Kirchhorster Straße 2 3000 Hannover 51 Tel.: (05 11) 64 68-0

Maybachstraße 11 7302 Ostfildern 2 (Nellingen) Stuttgart Tel.: (07 11) 34 03-0

FRANCE Centre de Technologie Texas Instruments France 8-10 Avenue Morane Saulnier, B.P. 67 78141 Vélizy-Villacoublay cedex Tel.: Standard: (1) 30 70 10 03 Service Technique: (1) 30 70 11 33 Telex: 6 98 707 F

Texas Instruments France B.P. 5 06270 Villeneuve-Loubet Tel.: 93 22 20 01 Telex: 4 70 127 F

HOLLAND Texas Instruments Holland B.V. Hogehilweg 19 Postbus 12995 1100 AZ Amsterdam-Zuidoost Tel.: (020) 5 60 29 11 Telex: 1 21 96

Texas Instruments Italia S.p.A. Divisione Semiconduttori Viale Europa, 40 20093 Cologno Monzese (Milano) Tel.: (02) 2 53 00.1 Telex: 33 26 33 MITEX I

SVERIGE Texas Instruments International Trade Corporation (Sverigefilialen) BOX 30 S-16493 Kista S-16493 Kista Isafjordsgatan 7 Tel.: (08) 7 52 58 00 Telefax: (08) 7 51 97 15 Telex: 1 03 77 SVENTEX

UNITED KINGDOM Texas Instruments Ltd. Regional Technology Centre Manton Lane, Bedford. England, MK41 7PA Tel.: (02 34) 27 01 11 Telex: 82 178

Technical Enquiry Service Tel.: (02 34) 22 30 00

